|
@@ -186,16 +186,16 @@ extern "C"{
|
|
|
static const uint32 Can_au32HwBufferAddr_Ctrl0[11U]=
|
|
|
{
|
|
|
(FLEXCAN_0_BASE + (uint32)0x0080U),
|
|
|
- (FLEXCAN_0_BASE + (uint32)0x0090U),
|
|
|
- (FLEXCAN_0_BASE + (uint32)0x00a0U),
|
|
|
- (FLEXCAN_0_BASE + (uint32)0x00b0U),
|
|
|
- (FLEXCAN_0_BASE + (uint32)0x00c0U),
|
|
|
- (FLEXCAN_0_BASE + (uint32)0x00d0U),
|
|
|
- (FLEXCAN_0_BASE + (uint32)0x00e0U),
|
|
|
- (FLEXCAN_0_BASE + (uint32)0x00f0U),
|
|
|
(FLEXCAN_0_BASE + (uint32)0x0100U),
|
|
|
(FLEXCAN_0_BASE + (uint32)0x0110U),
|
|
|
- (FLEXCAN_0_BASE + (uint32)0x0120U)
|
|
|
+ (FLEXCAN_0_BASE + (uint32)0x0120U),
|
|
|
+ (FLEXCAN_0_BASE + (uint32)0x0130U),
|
|
|
+ (FLEXCAN_0_BASE + (uint32)0x0140U),
|
|
|
+ (FLEXCAN_0_BASE + (uint32)0x0150U),
|
|
|
+ (FLEXCAN_0_BASE + (uint32)0x0160U),
|
|
|
+ (FLEXCAN_0_BASE + (uint32)0x0170U),
|
|
|
+ (FLEXCAN_0_BASE + (uint32)0x0180U),
|
|
|
+ (FLEXCAN_0_BASE + (uint32)0x0190U)
|
|
|
};
|
|
|
|
|
|
/**
|
|
@@ -204,34 +204,94 @@ static const uint32 Can_au32HwBufferAddr_Ctrl0[11U]=
|
|
|
static const uint32 Can_au32HwBufferAddr_Ctrl1[11U]=
|
|
|
{
|
|
|
(FLEXCAN_1_BASE + (uint32)0x0080U),
|
|
|
- (FLEXCAN_1_BASE + (uint32)0x0090U),
|
|
|
- (FLEXCAN_1_BASE + (uint32)0x00a0U),
|
|
|
- (FLEXCAN_1_BASE + (uint32)0x00b0U),
|
|
|
- (FLEXCAN_1_BASE + (uint32)0x00c0U),
|
|
|
- (FLEXCAN_1_BASE + (uint32)0x00d0U),
|
|
|
- (FLEXCAN_1_BASE + (uint32)0x00e0U),
|
|
|
- (FLEXCAN_1_BASE + (uint32)0x00f0U),
|
|
|
(FLEXCAN_1_BASE + (uint32)0x0100U),
|
|
|
(FLEXCAN_1_BASE + (uint32)0x0110U),
|
|
|
- (FLEXCAN_1_BASE + (uint32)0x0120U)
|
|
|
+ (FLEXCAN_1_BASE + (uint32)0x0120U),
|
|
|
+ (FLEXCAN_1_BASE + (uint32)0x0130U),
|
|
|
+ (FLEXCAN_1_BASE + (uint32)0x0140U),
|
|
|
+ (FLEXCAN_1_BASE + (uint32)0x0150U),
|
|
|
+ (FLEXCAN_1_BASE + (uint32)0x0160U),
|
|
|
+ (FLEXCAN_1_BASE + (uint32)0x0170U),
|
|
|
+ (FLEXCAN_1_BASE + (uint32)0x0180U),
|
|
|
+ (FLEXCAN_1_BASE + (uint32)0x0190U)
|
|
|
};
|
|
|
|
|
|
|
|
|
/**
|
|
|
* @brief Hardware Filter of Can0HardwareObject_RX
|
|
|
*/
|
|
|
-static const Can_HwFilterType Can_aHwFilter_Object0=
|
|
|
+static const Can_HwFilterType Can_aHwFilter_Object0[8U]=
|
|
|
{
|
|
|
- (uint32)0x00000000U,
|
|
|
- (uint32)0xc0000000U
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ }
|
|
|
};
|
|
|
/**
|
|
|
* @brief Hardware Filter of Can1HardwareObject_RX
|
|
|
*/
|
|
|
-static const Can_HwFilterType Can_aHwFilter_Object1=
|
|
|
+static const Can_HwFilterType Can_aHwFilter_Object1[8U]=
|
|
|
{
|
|
|
- (uint32)0x00000000U,
|
|
|
- (uint32)0xc0000000U
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ },
|
|
|
+ {
|
|
|
+ (uint32)0x00000000U,
|
|
|
+ (uint32)0x00000000U
|
|
|
+ }
|
|
|
};
|
|
|
|
|
|
#define CAN_STOP_SEC_CONFIG_DATA_32
|
|
@@ -286,7 +346,7 @@ static const Can_HwObjectConfigType Can_aHwObjectConfig[CAN_HWOBJECT_CONFIG_COUN
|
|
|
/* Object enable trigger transmit */
|
|
|
(boolean)FALSE,
|
|
|
/* Number of Hw Object used in one Hoh */
|
|
|
- (uint8)1U,
|
|
|
+ (uint8)6U,
|
|
|
/* MainFunction RW period reference */
|
|
|
(uint8)CanMainFunctionRWPeriods_0,
|
|
|
/* Data Payload length */
|
|
@@ -296,9 +356,9 @@ static const Can_HwObjectConfigType Can_aHwObjectConfig[CAN_HWOBJECT_CONFIG_COUN
|
|
|
/* Hardware Filter Count */
|
|
|
(uint8)8U,
|
|
|
/* Hw Filter Config */
|
|
|
- &Can_aHwFilter_Object0,
|
|
|
- /* Message Buffer is Rx normal */
|
|
|
- CAN_RX_NORMAL,
|
|
|
+ Can_aHwFilter_Object0,
|
|
|
+ /* Message Buffer is Legacy FIFO */
|
|
|
+ CAN_RX_LEGACY_FIFO,
|
|
|
/* Buffer Index in Message buffer ram */
|
|
|
(uint8)0U,
|
|
|
/* Message buffer address */
|
|
@@ -321,7 +381,7 @@ static const Can_HwObjectConfigType Can_aHwObjectConfig[CAN_HWOBJECT_CONFIG_COUN
|
|
|
/* Object enable trigger transmit */
|
|
|
(boolean)FALSE,
|
|
|
/* Number of Hw Object used in one Hoh */
|
|
|
- (uint8)1U,
|
|
|
+ (uint8)6U,
|
|
|
/* MainFunction RW period reference */
|
|
|
(uint8)CanMainFunctionRWPeriods_0,
|
|
|
/* Data Payload length */
|
|
@@ -331,9 +391,9 @@ static const Can_HwObjectConfigType Can_aHwObjectConfig[CAN_HWOBJECT_CONFIG_COUN
|
|
|
/* Hardware Filter Count */
|
|
|
(uint8)8U,
|
|
|
/* Hw Filter Config */
|
|
|
- &Can_aHwFilter_Object1,
|
|
|
- /* Message Buffer is Rx normal */
|
|
|
- CAN_RX_NORMAL,
|
|
|
+ Can_aHwFilter_Object1,
|
|
|
+ /* Message Buffer is Legacy FIFO */
|
|
|
+ CAN_RX_LEGACY_FIFO,
|
|
|
/* Buffer Index in Message buffer ram */
|
|
|
(uint8)0U,
|
|
|
/* Message buffer address */
|
|
@@ -370,7 +430,7 @@ static const Can_HwObjectConfigType Can_aHwObjectConfig[CAN_HWOBJECT_CONFIG_COUN
|
|
|
/* Message Buffer is Tx normal */
|
|
|
CAN_TX_NORMAL,
|
|
|
/* Buffer Index in Message buffer ram */
|
|
|
- (uint8)1U,
|
|
|
+ (uint8)8U,
|
|
|
/* Message buffer address */
|
|
|
&Can_au32HwBufferAddr_Ctrl0[1U]
|
|
|
#if (CAN_TIMESTAMP_ENABLE == STD_ON)
|
|
@@ -405,7 +465,7 @@ static const Can_HwObjectConfigType Can_aHwObjectConfig[CAN_HWOBJECT_CONFIG_COUN
|
|
|
/* Message Buffer is Tx normal */
|
|
|
CAN_TX_NORMAL,
|
|
|
/* Buffer Index in Message buffer ram */
|
|
|
- (uint8)1U,
|
|
|
+ (uint8)8U,
|
|
|
/* Message buffer address */
|
|
|
&Can_au32HwBufferAddr_Ctrl1[1U]
|
|
|
#if (CAN_TIMESTAMP_ENABLE == STD_ON)
|
|
@@ -481,10 +541,10 @@ static const Can_BaudrateConfigType Can_aBaudrateConfig_Ctrl1[1U]=
|
|
|
(boolean)FALSE,
|
|
|
/* Nominal bit rate */
|
|
|
{
|
|
|
- (uint8)6U,
|
|
|
- (uint8)3U,
|
|
|
- (uint8)3U,
|
|
|
- (uint16)5U,
|
|
|
+ (uint8)2U,
|
|
|
+ (uint8)5U,
|
|
|
+ (uint8)5U,
|
|
|
+ (uint16)11U,
|
|
|
#if (CAN_DUAL_CLOCK_MODE == STD_ON)
|
|
|
/* Alternative Baudrate Nominal Prescaler */
|
|
|
(uint16)9U,
|
|
@@ -539,9 +599,8 @@ static const Can_ControllerConfigType Can_aControllerConfig[CAN_CONTROLLER_CONFI
|
|
|
(boolean)TRUE,
|
|
|
/* Bus Off uses polling */
|
|
|
(boolean)TRUE,
|
|
|
- /* --- Default values when Legacy FIFO is not available --- */
|
|
|
/* Global mask of Legacy FIFO */
|
|
|
- (uint32)0xFFFFFFFFU,
|
|
|
+ (uint32)0xc0000000U,
|
|
|
/* ID Acceptance Mode */
|
|
|
CAN_LEGACY_FIFO_FORMAT_A,
|
|
|
/* Legacy FIFO Warning Notification */
|
|
@@ -588,9 +647,8 @@ static const Can_ControllerConfigType Can_aControllerConfig[CAN_CONTROLLER_CONFI
|
|
|
(boolean)TRUE,
|
|
|
/* Bus Off uses polling */
|
|
|
(boolean)TRUE,
|
|
|
- /* --- Default values when Legacy FIFO is not available --- */
|
|
|
/* Global mask of Legacy FIFO */
|
|
|
- (uint32)0xFFFFFFFFU,
|
|
|
+ (uint32)0xc0000000U,
|
|
|
/* ID Acceptance Mode */
|
|
|
CAN_LEGACY_FIFO_FORMAT_A,
|
|
|
/* Legacy FIFO Warning Notification */
|