123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260 |
- #ifndef FTFC_FLS_IP_CFG_H
- #define FTFC_FLS_IP_CFG_H
- #ifdef __cplusplus
- extern "C"{
- #endif
- #include "OsIf.h"
- #include "S32K146_FTFC.h"
- #include "S32K146_MSCM.h"
- #include "S32K146_SIM.h"
- #define FTFC_FLS_IP_VENDOR_ID_CFG 43
- #define FTFC_FLS_IP_AR_RELEASE_MAJOR_VERSION_CFG 4
- #define FTFC_FLS_IP_AR_RELEASE_MINOR_VERSION_CFG 4
- #define FTFC_FLS_IP_AR_RELEASE_REVISION_VERSION_CFG 0
- #define FTFC_FLS_IP_SW_MAJOR_VERSION_CFG 1
- #define FTFC_FLS_IP_SW_MINOR_VERSION_CFG 0
- #define FTFC_FLS_IP_SW_PATCH_VERSION_CFG 0
- #ifndef DISABLE_MCAL_INTERMODULE_ASR_CHECK
-
- #if ((FTFC_FLS_IP_AR_RELEASE_MAJOR_VERSION_CFG != OSIF_AR_RELEASE_MAJOR_VERSION) || \
- (FTFC_FLS_IP_AR_RELEASE_MINOR_VERSION_CFG != OSIF_AR_RELEASE_MINOR_VERSION) \
- )
- #error "AutoSar Version Numbers of Ftfc_Fls_Ip_Cfg.h and OsIf.h are different"
- #endif
- #endif
- #define FTFx_HARDWARE_TYPE FTFC_Type
- #define FTFx_HARDWARE_UNIT IP_FTFC
- #define FTFx_FPROT_COUNT FTFC_FPROT_COUNT
- #define FTFx_FSTAT_CCIF_MASK FTFC_FSTAT_CCIF_MASK
- #define FTFx_FSTAT_ACCERR_MASK FTFC_FSTAT_ACCERR_MASK
- #define FTFx_FSTAT_FPVIOL_MASK FTFC_FSTAT_FPVIOL_MASK
- #define FTFx_FSTAT_MGSTAT0_MASK FTFC_FSTAT_MGSTAT0_MASK
- #define FTFx_FSTAT_RDCOLERR_MASK FTFC_FSTAT_RDCOLERR_MASK
- #define FTFx_FERSTAT_DFDIF_MASK FTFC_FERSTAT_DFDIF_MASK
- #define FTFx_FCNFG_ERSSUSP_MASK FTFC_FCNFG_ERSSUSP_MASK
- #define FTFx_FSTAT_MGSTAT3_MASK (0x00U)
- #define FTFx_FSTAT_MGSTAT2_MASK (0x00U)
- #define FTFx_FSTAT_MGSTAT1_MASK (0x00U)
- #define FTFx_ERR_FLAGS_MASK (FTFx_FSTAT_RDCOLERR_MASK | \
- FTFx_FSTAT_ACCERR_MASK | \
- FTFx_FSTAT_FPVIOL_MASK | \
- FTFx_FSTAT_MGSTAT3_MASK | \
- FTFx_FSTAT_MGSTAT2_MASK | \
- FTFx_FSTAT_MGSTAT1_MASK | \
- FTFx_FSTAT_MGSTAT0_MASK)
- #define FTFC_FLS_IP_INVALID_PREBUF_FROM_RAM (STD_ON)
- #define FTFC_FLS_IP_SYNCRONIZE_CACHE (STD_ON)
- #if (STD_ON == FTFC_FLS_IP_SYNCRONIZE_CACHE)
- #define FTFC_FLS_D_FLASH_CACHEABLE (STD_ON)
- #endif
- #define FTFC_ENABLE_USER_MODE_SUPPORT (STD_OFF)
- #define FTFC_TIMEOUT_SUPERVISION_ENABLED (STD_OFF)
- #define FTFC_ERASE_VERIFICATION_ENABLED (STD_OFF)
- #define FTFC_PROGRAM_VERIFICATION_ENABLED (STD_OFF)
- #define FTFC_ERASED_VALUE (0xFFFFFFFFU)
- #define FTFC_ECC_CHECK (STD_OFF)
- #define FTFC_ECC_CHECK_BY_AUTOSAR_OS (STD_OFF)
- #if ( (FTFC_ECC_CHECK == STD_ON) || (FTFC_ECC_CHECK_BY_AUTOSAR_OS == STD_ON) )
- #define FTFC_ECC_SYNDROME_AND_DATA_ADDRESS_CHECK (STD_ON)
- #if (FTFC_ECC_SYNDROME_AND_DATA_ADDRESS_CHECK == STD_ON)
- #define FTFC_DSI_EXC_SYNDROME (0x00008200U)
- #endif
- #define FLS_UNHANDLED (0U)
- #define FLS_HANDLED_RETRY (1U)
- #define FLS_HANDLED_SKIP (2U)
- #define FLS_HANDLED_STOP (3U)
- #endif
- #define DEV_ASSERT_FTFC(x)
- #define FTFC_TIMEOUT_TYPE (OSIF_COUNTER_DUMMY)
- #if (STD_ON == FTFC_TIMEOUT_SUPERVISION_ENABLED)
- #define FTFC_ASYNC_WRITE_TIMEOUT (2147483647U)
- #define FTFC_ASYNC_ERASE_TIMEOUT (2147483647U)
- #define FTFC_SYNC_WRITE_TIMEOUT (2147483647U)
- #define FTFC_SYNC_ERASE_TIMEOUT (2147483647U)
- #define FTFC_ABORT_TIMEOUT (32767U)
- #endif
- #define FTFC_P_FLASH_BASE_ADDR (0x00000000UL)
- #define FTFC_P_FLASH_SIZE (0x100000UL)
- #define FTFC_P_FLASH_SECTOR_SIZE (0x1000UL)
- #define FTFC_D_FLASH_BASE_ADDR (0x10000000UL)
- #define FTFC_D_FLASH_SIZE (0x10000UL)
- #define FTFC_D_FLASH_SECTOR_SIZE (0x800UL)
- #define FTFC_ADDRESS_VALID_P_FLASH(addr) ( (addr) < (FTFC_P_FLASH_BASE_ADDR + FTFC_P_FLASH_SIZE) )
- #define FTFC_ADDRESS_VALID_D_FLASH(addr) ( (FTFC_D_FLASH_BASE_ADDR <= (addr)) && ((addr) < (FTFC_D_FLASH_BASE_ADDR + FTFC_D_FLASH_SIZE)) )
- #define FTFC_ADDRESS_VALID(addr) ( FTFC_ADDRESS_VALID_P_FLASH(addr) || FTFC_ADDRESS_VALID_D_FLASH(addr) )
- #define FTFC_SECTOR_ALIGNED(addr) ( ( ((addr) & (FTFC_P_FLASH_SECTOR_SIZE - 1UL)) == 0UL ) || ( ((addr) & (FTFC_D_FLASH_SECTOR_SIZE - 1UL)) == 0UL ) )
- #define FLASH_FLEXNVM_DFLASH_EEPROM_DEFAULT (0x0FU)
- #if (0x8000UL == FTFC_D_FLASH_SIZE)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_32_0_V1 (0x00U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_0_32_V1 (0x03U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_0_32_V2 (0x08U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_8_24_V1 (0x09U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_32_0_V2 (0x0BU)
- #elif (0x10000UL == FTFC_D_FLASH_SIZE)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_64_0_V1 (0x00U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_32_32_V1 (0x03U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_0_64_V1 (0x04U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_0_64_V2 (0x08U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_16_48_V1 (0x0AU)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_32_32_V2 (0x0BU)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_64_0_V2 (0x0CU)
- #elif (0x80000UL == FTFC_D_FLASH_SIZE)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_512_0_V1 (0x00U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_448_64_V1 (0x04U)
- #define FLASH_FLEXNVM_DFLASH_EEPROM_512_0_V2 (0x0FU)
- #endif
- #define FLS_P_BLOCK_SIZE (0x80000U)
- #define FLS_START_SEC_CONFIG_DATA_UNSPECIFIED
- #include "Fls_MemMap.h"
- extern const Ftfc_ConfigType FlsConfigSet_VS_0_InitCfg;
- #define FLS_STOP_SEC_CONFIG_DATA_UNSPECIFIED
- #include "Fls_MemMap.h"
- #ifdef __cplusplus
- }
- #endif
- #endif
|