123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103 |
- #ifndef SYSTEM_IP_CFG_DEFINES_H_
- #define SYSTEM_IP_CFG_DEFINES_H_
- #include "StandardTypes.h"
- #include "System_Ip_DeviceRegisters.h"
- #define PLATFORM_SYSTEM_IP_CFG_DEFINES_TYPES_VENDOR_ID 43
- #define PLATFORM_SYSTEM_IP_CFG_DEFINES_SW_MAJOR_VERSION 1
- #define PLATFORM_SYSTEM_IP_CFG_DEFINES_SW_MINOR_VERSION 0
- #define PLATFORM_SYSTEM_IP_CFG_DEFINES_SW_PATCH_VERSION 0
-
- #include "S32K146.h"
-
-
- #define SYSTEM_IP_ARM_CORTEXM4 (STD_ON)
- #if (SYSTEM_IP_ARM_CORTEXM4 == STD_ON)
- typedef enum
- {
- #ifdef FPU_INPUT_DENORMAL_IRQ_SUPPORTED
-
- FPU_INPUT_DENORMAL_IRQ = MCM_ISCR_FIDCE_SHIFT,
- #endif
- #ifdef FPU_INEXACT_IRQ_SUPPORTED
-
- FPU_INEXACT_IRQ = MCM_ISCR_FIXCE_SHIFT,
- #endif
- #ifdef FPU_UNDERFLOW_IRQ_SUPPORTED
-
- FPU_UNDERFLOW_IRQ = MCM_ISCR_FUFCE_SHIFT,
- #endif
- #ifdef FPU_OVERFLOW_IRQ_SUPPORTED
-
- FPU_OVERFLOW_IRQ = MCM_ISCR_FOFCE_SHIFT,
- #endif
- #ifdef FPU_DIVIDE_BY_ZERO_IRQ_SUPPORTED
-
- FPU_DIVIDE_BY_ZERO_IRQ = MCM_ISCR_FDZCE_SHIFT,
- #endif
- #ifdef FPU_INVALID_OPERATION_IRQ_SUPPORTED
-
- FPU_INVALID_OPERATION_IRQ = MCM_ISCR_FIOCE_SHIFT,
- #endif
- #ifdef TCM_WRITE_ABORT_IRQ_SUPPORTED
-
- TCM_WRITE_ABORT_IRQ = MCM_ISCR_WABE_SHIFT
- #endif
- }System_Ip_IrqType;
- #endif
- #endif
|