Spi_Ipw_Cfg.h 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. /**
  2. * @file Spi_Ipw_Cfg.h
  3. * @version 1.0.0
  4. *
  5. * @brief AUTOSAR Spi - Spi configuration header file.
  6. * @details This file is the header containing all the extern declaration for SPI
  7. * module configuration(s).
  8. * @addtogroup SPI_DRIVER_CONFIGURATION Spi Driver Configuration
  9. * @{
  10. */
  11. /*==================================================================================================
  12. * Project : RTD AUTOSAR 4.4
  13. * Platform : CORTEXM
  14. * Peripheral : LPSPI
  15. * Dependencies :
  16. *
  17. * Autosar Version : 4.4.0
  18. * Autosar Revision : ASR_REL_4_4_REV_0000
  19. * Autosar Conf.Variant :
  20. * SW Version : 1.0.0
  21. * Build Version : S32K1_RTD_1_0_0_HF01_D2109_ASR_REL_4_4_REV_0000_20210907
  22. *
  23. * (c) Copyright 2020-2021 NXP Semiconductors
  24. * All Rights Reserved.
  25. *
  26. * NXP Confidential. This software is owned or controlled by NXP and may only be
  27. * used strictly in accordance with the applicable license terms. By expressly
  28. * accepting such terms or by downloading, installing, activating and/or otherwise
  29. * using the software, you are agreeing that you have read, and that you agree to
  30. * comply with and are bound by, such license terms. If you do not agree to be
  31. * bound by the applicable license terms, then you may not retain, install,
  32. * activate or otherwise use the software.
  33. ==================================================================================================*/
  34. #ifndef SPI_IPW_CFG_H
  35. #define SPI_IPW_CFG_H
  36. #ifdef __cplusplus
  37. extern "C"{
  38. #endif
  39. /*==================================================================================================
  40. * INCLUDE FILES
  41. * 1) system and project includes
  42. * 2) needed interfaces from external units
  43. * 3) internal and external interfaces from this unit
  44. * 4) user callback header files
  45. ==================================================================================================*/
  46. /*==================================================================================================
  47. * SOURCE FILE VERSION INFORMATION
  48. ==================================================================================================*/
  49. #define SPI_IPW_VENDOR_ID_CFG_H 43
  50. #define SPI_IPW_AR_RELEASE_MAJOR_VERSION_CFG_H 4
  51. #define SPI_IPW_AR_RELEASE_MINOR_VERSION_CFG_H 4
  52. #define SPI_IPW_AR_RELEASE_REVISION_VERSION_CFG_H 0
  53. #define SPI_IPW_SW_MAJOR_VERSION_CFG_H 1
  54. #define SPI_IPW_SW_MINOR_VERSION_CFG_H 0
  55. #define SPI_IPW_SW_PATCH_VERSION_CFG_H 0
  56. /*==================================================================================================
  57. * FILE VERSION CHECKS
  58. ==================================================================================================*/
  59. /*==================================================================================================
  60. * CONSTANTS
  61. ==================================================================================================*/
  62. /** @brief HWUnits enabled/disabled */
  63. #define SPI_IPW_SLAVE_SUPPORT ((STD_OFF))
  64. /**
  65. * @brief Defines if transfers are made using DMA or FIFO.
  66. * @details Defines if transfers are made using DMA or FIFO.
  67. */
  68. #define SPI_IPW_DMA_USED (STD_OFF)
  69. /**
  70. * @brief If enabled, allows dual MCU clock configuration settings.
  71. * @details If enabled, allows dual MCU clock configuration settings.
  72. */
  73. #define SPI_IPW_DUAL_CLOCK_MODE (STD_OFF)
  74. /**
  75. * @brief Enable Dma Fast transfer support.
  76. * @details When SpiAutosarExt/SpiEnableDmaFastTransferSupport = TRUE,
  77. * the SPI driver can be supported to transfer multiple Jobs, Channels and CPU used only for processing end of Sequence transfer.
  78. */
  79. #define SPI_IPW_ENABLE_DMAFASTTRANSFER_SUPPORT (STD_OFF)
  80. /**
  81. * @brief Half duplex mdoe enable
  82. */
  83. #define SPI_IPW_SPI_HALF_DUPLEX_MODE_SUPPORT (STD_OFF)
  84. /*
  85. * @brief Flexio SPI supported enable.
  86. * @details Flexio SPI supported enable.
  87. */
  88. #define SPI_IPW_SPI_FLEXIO_ENABLE (STD_OFF)
  89. /*==================================================================================================
  90. * ENUMS
  91. ==================================================================================================*/
  92. /*==================================================================================================
  93. * STRUCTURES AND OTHER TYPEDEFS
  94. ==================================================================================================*/
  95. /*==================================================================================================
  96. * GLOBAL VARIABLE DECLARATIONS
  97. ==================================================================================================*/
  98. /*==================================================================================================
  99. * FUNCTION PROTOTYPES
  100. ==================================================================================================*/
  101. #ifdef __cplusplus
  102. }
  103. #endif
  104. #endif
  105. /** @} */