123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128 |
- #if !defined(QSPI_IP_FEATURES_H)
- #define QSPI_IP_FEATURES_H
- #ifdef __cplusplus
- extern "C"{
- #endif
- #define QSPI_IP_FEATURES_VENDOR_ID_CFG 43
- #define QSPI_IP_FEATURES_AR_RELEASE_MAJOR_VERSION_CFG 4
- #define QSPI_IP_FEATURES_AR_RELEASE_MINOR_VERSION_CFG 4
- #define QSPI_IP_FEATURES_AR_RELEASE_REVISION_VERSION_CFG 0
- #define QSPI_IP_FEATURES_SW_MAJOR_VERSION_CFG 1
- #define QSPI_IP_FEATURES_SW_MINOR_VERSION_CFG 0
- #define QSPI_IP_FEATURES_SW_PATCH_VERSION_CFG 0
- #define FEATURE_QSPI_AMBA_BASE 0x68000000U
- #define FEATURE_QSPI_AHB_BUF_SIZE 1024U
- #define FEATURE_QSPI_TX_BUF_SIZE 128U
- #define FEATURE_QSPI_RX_BUF_SIZE 128U
- #define FEATURE_QSPI_LUT_SEQUENCE_SIZE 4U
- #define FEATURE_QSPI_TX_RESET_DELAY (0U)
- #define FEATURE_QSPI_TX_MIN_BUF_FILL 4U
- #define FEATURE_QSPI_DDR 1
- #define FEATURE_QSPI_HAS_SIDE_B 1
- #define FEATURE_QSPI_CONFIGURABLE_ISD 1
- #define FEATURE_QSPI_ADDR_CFG 1
- #define FEATURE_QSPI_BYTES_SWAP_ADDR 0
- #define FEATURE_QSPI_CENTER_ALIGNED_READ_STROBE 0
- #define FEATURE_QSPI_DIFFERENTIAL_CLOCK 0
- #define FEATURE_QSPI_INTERNAL_DQS 1
- #define FEATURE_QSPI_LOOPBACK 1
- #define FEATURE_QSPI_LOOPBACK_DQS 1
- #define FEATURE_QSPI_EXTERNAL_DQS 1
- #define FEATURE_QSPI_SELECT_DQS 0
- #define FEATURE_QSPI_HAS_DLL 0
- #define FEATURE_QSPI_EXTERNAL_DLL_FULL 0
- #define FEATURE_QSPI_DLL_LOOPCONTROL 0
- #define QuadSPI_AHB_PTRS { FEATURE_QSPI_AMBA_BASE }
- #ifdef __cplusplus
- }
- #endif
- #endif
|