S32K146_4G.mex 44 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628
  1. <?xml version="1.0" encoding= "UTF-8" ?>
  2. <configuration name="S32K146" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_10 http://mcuxpresso.nxp.com/XSD/mex_configuration_10.xsd" uuid="4179bacd-df3b-49d1-b875-310026dec15f" version="10" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_10" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  3. <common>
  4. <processor>S32K146</processor>
  5. <package>S32K146_LQFP144</package>
  6. <mcu_data>PlatformSDK_S32K1_2021_08</mcu_data>
  7. <cores selected="core0">
  8. <core name="Cortex-M4F" id="core0" description=""/>
  9. </cores>
  10. <description></description>
  11. </common>
  12. <preferences>
  13. <validate_boot_init_only>true</validate_boot_init_only>
  14. <generate_extended_information>false</generate_extended_information>
  15. <generate_code_modified_registers_only>false</generate_code_modified_registers_only>
  16. <update_include_paths>true</update_include_paths>
  17. </preferences>
  18. <tools>
  19. <pins name="Pins" version="10.0" enabled="true" update_project_code="true">
  20. <pins_profile>
  21. <processor_version>0.0.0</processor_version>
  22. <power_domains/>
  23. </pins_profile>
  24. <functions_list>
  25. <function name="BOARD_InitPins">
  26. <description>Configures pin routing and optionally pin electrical features.</description>
  27. <options>
  28. <callFromInitBoot>true</callFromInitBoot>
  29. <coreID>core0</coreID>
  30. </options>
  31. <dependencies/>
  32. <pins/>
  33. </function>
  34. </functions_list>
  35. </pins>
  36. <clocks name="Clocks" version="8.0" enabled="true" update_project_code="true">
  37. <generated_project_files>
  38. <file path="board/Clock_Ip_Cfg.c" update_enabled="true"/>
  39. <file path="board/Clock_Ip_Cfg.h" update_enabled="true"/>
  40. <file path="board/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
  41. <file path="board/Clock_Ip_PBcfg.c" update_enabled="true"/>
  42. <file path="board/Clock_Ip_PBcfg.h" update_enabled="true"/>
  43. </generated_project_files>
  44. <clocks_profile>
  45. <processor_version>0.0.0</processor_version>
  46. </clocks_profile>
  47. <clock_configurations>
  48. <clock_configuration name="BOARD_BootClockRUN">
  49. <description></description>
  50. <options/>
  51. <dependencies>
  52. <dependency resourceType="PinSignal" resourceId="SOSC.EXTAL" description="&apos;External pin&apos; (Pins tool id: SOSC.EXTAL, Clocks tool id: SOSC.EXTAL) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  53. <feature name="routed" evaluation="">
  54. <data>true</data>
  55. </feature>
  56. <feature name="direction" evaluation="">
  57. <data>INPUT</data>
  58. </feature>
  59. </dependency>
  60. <dependency resourceType="PinSignal" resourceId="SOSC.EXTAL" description="&apos;External pin&apos; (Pins tool id: SOSC.EXTAL, Clocks tool id: SOSC.EXTAL) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  61. <feature name="direction" evaluation="">
  62. <data>INPUT</data>
  63. </feature>
  64. </dependency>
  65. <dependency resourceType="PinSignal" resourceId=".rtc_clkin" description="&apos;RTC_CLKIN&apos; (Pins tool id: .rtc_clkin, Clocks tool id: RTC.RTC_CLKIN) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  66. <feature name="routed" evaluation="">
  67. <data>true</data>
  68. </feature>
  69. <feature name="direction" evaluation="">
  70. <data>INPUT</data>
  71. </feature>
  72. </dependency>
  73. <dependency resourceType="PinSignal" resourceId=".rtc_clkin" description="&apos;RTC_CLKIN&apos; (Pins tool id: .rtc_clkin, Clocks tool id: RTC.RTC_CLKIN) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  74. <feature name="direction" evaluation="">
  75. <data>INPUT</data>
  76. </feature>
  77. </dependency>
  78. <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
  79. <feature name="enabled" evaluation="equal" configuration="core0">
  80. <data>true</data>
  81. </feature>
  82. </dependency>
  83. </dependencies>
  84. <clock_sources>
  85. <clock_source id="RTC.RTC_CLK_EXT_IN.outFreq" value="32.768 kHz" locked="false" enabled="true"/>
  86. <clock_source id="SOSC.SOSC.outFreq" value="8 MHz" locked="false" enabled="true"/>
  87. </clock_sources>
  88. <clock_outputs>
  89. <clock_output id="ADC0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  90. <clock_output id="ADC1_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  91. <clock_output id="BUS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  92. <clock_output id="CLKOUT0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  93. <clock_output id="CMP0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  94. <clock_output id="CORE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  95. <clock_output id="CRC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  96. <clock_output id="DMA0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  97. <clock_output id="DMAMUX0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  98. <clock_output id="EIM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  99. <clock_output id="ERM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  100. <clock_output id="EWM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  101. <clock_output id="FIRCDIV1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  102. <clock_output id="FIRCDIV2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  103. <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
  104. <clock_output id="FLASH_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
  105. <clock_output id="FLEXCAN0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  106. <clock_output id="FLEXCAN1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  107. <clock_output id="FLEXCAN2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  108. <clock_output id="FTFC0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
  109. <clock_output id="FTM0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  110. <clock_output id="FTM1_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  111. <clock_output id="FTM2_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  112. <clock_output id="FTM3_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  113. <clock_output id="FTM4_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  114. <clock_output id="FTM5_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  115. <clock_output id="FlexIO0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  116. <clock_output id="FlexIO_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  117. <clock_output id="LPI2C0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  118. <clock_output id="LPIT0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  119. <clock_output id="LPO_128K_CLK.outFreq" value="128 kHz" locked="false" accuracy=""/>
  120. <clock_output id="LPO_1K_CLK.outFreq" value="1 kHz" locked="false" accuracy=""/>
  121. <clock_output id="LPO_32K_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
  122. <clock_output id="LPO_CLK.outFreq" value="128 kHz" locked="false" accuracy=""/>
  123. <clock_output id="LPSPI0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  124. <clock_output id="LPSPI1_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  125. <clock_output id="LPSPI2_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  126. <clock_output id="LPTMR0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  127. <clock_output id="LPUART0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  128. <clock_output id="LPUART1_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  129. <clock_output id="LPUART2_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  130. <clock_output id="MPU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  131. <clock_output id="MSCM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  132. <clock_output id="PDB0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  133. <clock_output id="PDB1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  134. <clock_output id="PORTA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  135. <clock_output id="PORTB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  136. <clock_output id="PORTC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  137. <clock_output id="PORTD_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  138. <clock_output id="PORTE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  139. <clock_output id="RTC0_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  140. <clock_output id="RTC_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  141. <clock_output id="RTC_CLKIN.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
  142. <clock_output id="SCGCLKOUT_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  143. <clock_output id="SIRCDIV1_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  144. <clock_output id="SIRCDIV2_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  145. <clock_output id="SIRCOUT.outFreq" value="8 MHz" locked="false" accuracy=""/>
  146. <clock_output id="SOSCDIV1_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  147. <clock_output id="SOSCDIV2_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
  148. <clock_output id="SOSCOUT.outFreq" value="8 MHz" locked="false" accuracy=""/>
  149. <clock_output id="SPLLDIV1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  150. <clock_output id="SPLLDIV2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
  151. <clock_output id="SYS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  152. <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
  153. </clock_outputs>
  154. <clock_settings>
  155. <setting id="DIVBUS.scale" value="1" locked="true"/>
  156. <setting id="DIVCORE.scale" value="1" locked="true"/>
  157. <setting id="DIVSLOW.scale" value="2" locked="true"/>
  158. <setting id="HSRUN:DIVBUS.scale" value="1" locked="true"/>
  159. <setting id="HSRUN:DIVCORE.scale" value="1" locked="true"/>
  160. <setting id="HSRUN:DIVSLOW.scale" value="2" locked="true"/>
  161. <setting id="PREDIV.scale" value="1" locked="true"/>
  162. <setting id="RUN:DIVBUS.scale" value="1" locked="true"/>
  163. <setting id="RUN:DIVCORE.scale" value="1" locked="true"/>
  164. <setting id="RUN:DIVSLOW.scale" value="2" locked="true"/>
  165. <setting id="SCG_SOSCCSR_SOSCEN_CFG" value="Enabled" locked="false"/>
  166. <setting id="SCG_SPLLCSR_SPLLEN_CFG" value="Enabled" locked="false"/>
  167. <setting id="SIRCDIV1.scale" value="1" locked="true"/>
  168. <setting id="SIRCDIV2.scale" value="1" locked="true"/>
  169. <setting id="SPLLDIV1.scale" value="2" locked="true"/>
  170. <setting id="SPLLDIV2.scale" value="4" locked="true"/>
  171. <setting id="SPLL_mul.scale" value="24" locked="true"/>
  172. <setting id="VLPR:DIVBUS.scale" value="1" locked="true"/>
  173. <setting id="VLPR:DIVCORE.scale" value="8" locked="true"/>
  174. <setting id="VLPR:DIVSLOW.scale" value="4" locked="true"/>
  175. <setting id="VLPR:SCSSEL.sel" value="SIRC" locked="false"/>
  176. </clock_settings>
  177. <called_from_default_init>true</called_from_default_init>
  178. </clock_configuration>
  179. </clock_configurations>
  180. </clocks>
  181. <ddr name="DDR" version="1.0" enabled="false" update_project_code="true">
  182. <components/>
  183. </ddr>
  184. <dcd name="DCD" version="1.0" enabled="false" update_project_code="true" isSelfTest="false">
  185. <dcdx_profile>
  186. <processor_version>N/A</processor_version>
  187. </dcdx_profile>
  188. <dcdx_configurations/>
  189. </dcd>
  190. <ivt name="IVT" version="1.0" enabled="false" update_project_code="true">
  191. <ivt_profile>
  192. <processor_version>N/A</processor_version>
  193. </ivt_profile>
  194. </ivt>
  195. <quadspi name="QuadSPI" version="1.0" enabled="false" update_project_code="true">
  196. <quadspi_profile>
  197. <processor_version>N/A</processor_version>
  198. </quadspi_profile>
  199. </quadspi>
  200. <periphs name="Peripherals" version="10.0" enabled="true" update_project_code="true">
  201. <dependencies>
  202. <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="工具链/IDE工程中未找到osif。工程不会被编译!" problem_level="2" source="Peripherals">
  203. <feature name="enabled" evaluation="equal">
  204. <data type="Boolean">true</data>
  205. </feature>
  206. </dependency>
  207. <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="工具链/IDE工程不支持osif版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
  208. <feature name="version" evaluation="equivalent">
  209. <data type="Version">1.0.0</data>
  210. </feature>
  211. </dependency>
  212. <dependency resourceType="SWComponent" resourceId="platform.driver.port_ip" description="工具链/IDE工程中未找到port_ip。工程不会被编译!" problem_level="2" source="Peripherals">
  213. <feature name="enabled" evaluation="equal">
  214. <data type="Boolean">true</data>
  215. </feature>
  216. </dependency>
  217. <dependency resourceType="SWComponent" resourceId="platform.driver.port_ip" description="工具链/IDE工程不支持port_ip版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
  218. <feature name="version" evaluation="equivalent">
  219. <data type="Version">1.0.0</data>
  220. </feature>
  221. </dependency>
  222. <dependency resourceType="SWComponent" resourceId="platform.driver.spi" description="工具链/IDE工程中未找到Spi。工程不会被编译!" problem_level="2" source="Peripherals">
  223. <feature name="enabled" evaluation="equal">
  224. <data type="Boolean">true</data>
  225. </feature>
  226. </dependency>
  227. <dependency resourceType="SWComponent" resourceId="platform.driver.spi" description="工具链/IDE工程不支持Spi版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
  228. <feature name="version" evaluation="equivalent">
  229. <data type="Version">1.0.0</data>
  230. </feature>
  231. </dependency>
  232. <dependency resourceType="SWComponent" resourceId="platform.driver.adc" description="工具链/IDE工程中未找到adc。工程不会被编译!" problem_level="2" source="Peripherals">
  233. <feature name="enabled" evaluation="equal">
  234. <data type="Boolean">true</data>
  235. </feature>
  236. </dependency>
  237. <dependency resourceType="SWComponent" resourceId="platform.driver.adc" description="工具链/IDE工程不支持adc版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
  238. <feature name="version" evaluation="equivalent">
  239. <data type="Version">1.0.0</data>
  240. </feature>
  241. </dependency>
  242. </dependencies>
  243. <peripherals_profile>
  244. <processor_version>0.0.0</processor_version>
  245. </peripherals_profile>
  246. <functional_groups>
  247. <functional_group name="BOARD_InitPeripherals" uuid="a6d43dcb-893a-49cd-9d9d-0bb26ff0f05b" called_from_default_init="true" id_prefix="" core="core0">
  248. <description></description>
  249. <options/>
  250. <dependencies/>
  251. <instances>
  252. <instance name="osif_1" uuid="52db9b31-96c2-4a4f-9085-d663d14547cf" type="osif" type_id="osif" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
  253. <config_set name="osif" quick_selection="dv_osif">
  254. <setting name="OsIfMulticoreSupport" value="false"/>
  255. <setting name="OsIfUserModeSupport" value="false"/>
  256. <setting name="OsIfDevErrorDetect" value="true"/>
  257. <setting name="OsIfUseSystemTimer" value="false"/>
  258. <setting name="OsIfUseCustomTimer" value="false"/>
  259. <setting name="OsIfInstanceId" value="255"/>
  260. <setting name="OsIfOperatingSystemType" value="OsIfBaremetalType"/>
  261. <setting name="OsIfCounterFreq" value="48000000"/>
  262. </config_set>
  263. </instance>
  264. <instance name="Port_Ip_1" uuid="880cec75-8e44-42a4-a8f3-9c17761edc7e" type="Port_Ip" type_id="Port_Ip" mode="ip" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
  265. <config_set name="Port_Ip">
  266. <struct name="PortGeneral">
  267. <setting name="PortCiPortIPDevErrorDetect" value="false"/>
  268. <setting name="PortEnableUserModeSupport" value="false"/>
  269. </struct>
  270. </config_set>
  271. </instance>
  272. <instance name="Spi_1" uuid="d52e3268-a692-4da3-9090-3f7ee388dcfe" type="Spi" type_id="Spi" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
  273. <config_set name="Spi" quick_selection="Default">
  274. <setting name="Name" value="Spi"/>
  275. <struct name="ConfigTimeSupport" quick_selection="Default">
  276. <setting name="POST_BUILD_VARIANT_USED" value="false"/>
  277. <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
  278. </struct>
  279. <array name="SpiDemEventParameterRefs"/>
  280. <struct name="SpiDriver" quick_selection="Default">
  281. <setting name="Name" value="SpiDriver"/>
  282. <array name="SpiMaxChannel">
  283. <setting name="0" value="0"/>
  284. </array>
  285. <array name="SpiMaxJob">
  286. <setting name="0" value="0"/>
  287. </array>
  288. <array name="SpiMaxSequence">
  289. <setting name="0" value="0"/>
  290. </array>
  291. <array name="SpiChannel">
  292. <struct name="0">
  293. <setting name="Name" value="SpiChannel_0"/>
  294. <setting name="SpiChannelId" value="0"/>
  295. <setting name="SpiChannelType" value="IB"/>
  296. <setting name="SpiDataWidth" value="8"/>
  297. <array name="SpiDefaultData">
  298. <setting name="0" value="1"/>
  299. </array>
  300. <setting name="SpiEbMaxLength" value="1"/>
  301. <setting name="SpiIbNBuffers" value="1"/>
  302. <setting name="SpiTransferStart" value="LSB"/>
  303. <setting name="SpiChannelHalfDuplexSupport" value="false"/>
  304. <setting name="SpiChannelHalfDuplexDirection" value="HALF_DUPLEX_TRANSMIT"/>
  305. <array name="SpiChannelEcucPartitionRef"/>
  306. </struct>
  307. </array>
  308. <array name="SpiExternalDevice">
  309. <struct name="0">
  310. <setting name="Name" value="SpiExternalDevice_0"/>
  311. <setting name="SpiBaudrate" value="100000"/>
  312. <setting name="SpiCsIdentifier" value="PCS0"/>
  313. <setting name="SpiCsPolarity" value="LOW"/>
  314. <array name="SpiCsSelection">
  315. <setting name="0" value="CS_VIA_PERIPHERAL_ENGINE"/>
  316. </array>
  317. <setting name="SpiDataShiftEdge" value="LEADING"/>
  318. <setting name="SpiEnableCs" value="true"/>
  319. <setting name="SpiHwUnit" value="CSIB0"/>
  320. <setting name="SpiShiftClockIdleLevel" value="HIGH"/>
  321. <setting name="SpiTimeClk2Cs" value="0.000001"/>
  322. <setting name="SpiTimeCs2Clk" value="0.000001"/>
  323. <setting name="SpiTimeCs2Cs" value="0.0000064"/>
  324. <setting name="SpiDeviceHalfDuplexSupport" value="false"/>
  325. <setting name="SpiTransferWidth" value="TRANSFER_1_BIT"/>
  326. <setting name="SpiHalfDuplexPinSelect" value="HALF_DUPLEX_SIN"/>
  327. <setting name="SpiCsContinous" value="TRUE"/>
  328. <array name="SpiDeviceEcucPartitionRef"/>
  329. </struct>
  330. </array>
  331. <array name="SpiJob">
  332. <struct name="0">
  333. <setting name="Name" value="SpiJob_0"/>
  334. <array name="SpiJobEndNotification">
  335. <setting name="0" value="NULL_PTR"/>
  336. </array>
  337. <array name="SpiJobStartNotification">
  338. <setting name="0" value="NULL_PTR"/>
  339. </array>
  340. <setting name="SpiJobId" value="0"/>
  341. <setting name="SpiJobPriority" value="0"/>
  342. <setting name="SpiDeviceAssignment" value="/Spi_1/Spi/SpiDriver/SpiExternalDevice_0"/>
  343. <array name="SpiChannelList">
  344. <struct name="0">
  345. <setting name="Name" value="SpiChannelList_0"/>
  346. <setting name="SpiChannelIndex" value="0"/>
  347. <setting name="SpiChannelAssignment" value="/Spi_1/Spi/SpiDriver/SpiChannel_0"/>
  348. </struct>
  349. </array>
  350. </struct>
  351. </array>
  352. <array name="SpiSequence">
  353. <struct name="0">
  354. <setting name="Name" value="SpiSequence_0"/>
  355. <setting name="SpiInterruptibleSequence" value="false"/>
  356. <array name="SpiSeqEndNotification">
  357. <setting name="0" value="NULL_PTR"/>
  358. </array>
  359. <setting name="SpiSequenceId" value="0"/>
  360. <setting name="SpiEnableDmaFastTransfer" value="false"/>
  361. <array name="SpiJobAssignment">
  362. <setting name="0" value="/Spi_1/Spi/SpiDriver/SpiJob_0"/>
  363. </array>
  364. </struct>
  365. </array>
  366. </struct>
  367. <struct name="SpiGeneral" quick_selection="Default">
  368. <setting name="Name" value="SpiGeneral"/>
  369. <setting name="SpiMulticoreSupport" value="false"/>
  370. <setting name="SpiCancelApi" value="true"/>
  371. <setting name="SpiChannelBuffersAllowed" value="0"/>
  372. <setting name="SpiDevErrorDetect" value="true"/>
  373. <setting name="SpiHwStatusApi" value="true"/>
  374. <setting name="SpiInterruptibleSeqAllowed" value="false"/>
  375. <setting name="SpiLevelDelivered" value="2"/>
  376. <array name="SpiMainFunctionPeriod">
  377. <setting name="0" value="0.01"/>
  378. </array>
  379. <setting name="SpiSupportConcurrentSyncTransmit" value="false"/>
  380. <setting name="SpiVersionInfoApi" value="true"/>
  381. <setting name="SpiGlobalDmaEnable" value="false"/>
  382. <setting name="SpiFlexioEnable" value="false"/>
  383. <setting name="SpiTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
  384. <setting name="SpiTransmitTimeout" value="50000"/>
  385. <array name="SpiEcucPartitionRef"/>
  386. <array name="SpiKernelEcucPartitionRef"/>
  387. <array name="SpiPhyUnit">
  388. <struct name="0">
  389. <setting name="Name" value="SpiPhyUnit_0"/>
  390. <setting name="SpiPhyUnitMapping" value="LPSPI_0"/>
  391. <setting name="SpiPinConfiguration" value="0"/>
  392. <setting name="SpiSamplePoint" value="0"/>
  393. <setting name="SpiPhyUnitClockRef" value=""/>
  394. <array name="SpiPhyUnitAlternateClockRef"/>
  395. <setting name="SpiPhyUnitMode" value="SPI_MASTER"/>
  396. <setting name="SpiPhyUnitSync" value="true"/>
  397. <setting name="SpiPhyUnitAsyncUseDma" value="false"/>
  398. <array name="SpiPhyTxDmaChannel"/>
  399. <array name="SpiPhyRxDmaChannel"/>
  400. <array name="SpiMaxDmaFastTransfer"/>
  401. <array name="SpiFlexioTxAndClkChannelsConfig"/>
  402. <array name="SpiFlexioRxAndCsChannelsConfig"/>
  403. </struct>
  404. </array>
  405. </struct>
  406. <struct name="SpiPublishedInformation" quick_selection="Default">
  407. <setting name="Name" value="SpiPublishedInformation"/>
  408. <setting name="SpiMaxHwUnit" value="0"/>
  409. </struct>
  410. <struct name="SpiAutosarExt" quick_selection="Default">
  411. <setting name="Name" value="SpiAutosarExt"/>
  412. <setting name="SpiEnableUserModeSupport" value="false"/>
  413. <setting name="SpiEnableDmaFastTransferSupport" value="false"/>
  414. <setting name="SpiHalfDuplexModeSupport" value="false"/>
  415. <setting name="SpiAllowBigSizeCollections" value="false"/>
  416. <setting name="SpiEnableHWUnitAsyncMode" value="true"/>
  417. <setting name="SpiJobStartNotificationEnable" value="false"/>
  418. <setting name="SpiDisableDemReportErrorStatus" value="false"/>
  419. </struct>
  420. <struct name="CommonPublishedInformation" quick_selection="Default">
  421. <setting name="Name" value="CommonPublishedInformation"/>
  422. <setting name="ModuleId" value="83"/>
  423. <setting name="VendorId" value="43"/>
  424. <array name="VendorApiInfix"/>
  425. <setting name="ArReleaseMajorVersion" value="4"/>
  426. <setting name="ArReleaseMinorVersion" value="4"/>
  427. <setting name="ArReleaseRevisionVersion" value="0"/>
  428. <setting name="SwMajorVersion" value="1"/>
  429. <setting name="SwMinorVersion" value="0"/>
  430. <setting name="SwPatchVersion" value="0"/>
  431. </struct>
  432. </config_set>
  433. </instance>
  434. <instance name="Adc_1" uuid="e2559988-ec9c-4e49-8af2-682df979d4cb" type="Adc" type_id="Adc" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
  435. <config_set name="Adc" quick_selection="defaultConfig">
  436. <setting name="Name" value="AdcUserCfg"/>
  437. <struct name="ConfigTimeSupport">
  438. <setting name="POST_BUILD_VARIANT_USED" value="false"/>
  439. <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
  440. </struct>
  441. <struct name="AdcConfigSet">
  442. <setting name="Name" value="AdcConfigSet"/>
  443. <array name="AdcHwUnit">
  444. <struct name="0">
  445. <setting name="Name" value="AdcHwUnit_0"/>
  446. <setting name="AdcHwUnitId" value="ADC0"/>
  447. <setting name="AdcLogicalUnitId" value="0"/>
  448. <setting name="AdcTransferType" value="ADC_INTERRUPT"/>
  449. <array name="AdcDmaChannelId"/>
  450. <array name="AdcCountingDmaChannelId"/>
  451. <array name="AdcClockSource"/>
  452. <array name="AdcPrescale"/>
  453. <setting name="AdcAltPrescale" value="2"/>
  454. <setting name="AdcCalibrationPrescale" value="8"/>
  455. <setting name="AdcHwUnitUsrOffset" value="0"/>
  456. <setting name="AdcHwUnitUsrGain" value="4"/>
  457. <setting name="AdcHwUnitResolution" value="RESOLUTION_12"/>
  458. <array name="AdcNormalConvTimings"/>
  459. <array name="AdcAlternateConvTimings"/>
  460. <struct name="PdbHwUnit">
  461. <setting name="Name" value="PdbHwUnit"/>
  462. <setting name="AdcPdbPrescalerDividerSelect" value="0"/>
  463. <setting name="AdcPdbMultiplicationFactorSelect" value="0"/>
  464. <setting name="AdcPdbCounterPeriod" value="65535"/>
  465. <setting name="AdcPdbErrorNotification" value="NULL_PTR"/>
  466. </struct>
  467. <array name="AdcChannel">
  468. <struct name="0">
  469. <setting name="Name" value="AdcChannel_0"/>
  470. <setting name="AdcLogicalChannelId" value="0"/>
  471. <setting name="AdcChannelName" value="SE0_ADCH0"/>
  472. <setting name="AdcChannelId" value="0"/>
  473. <array name="AdcChannelConvTime"/>
  474. <array name="AdcChannelLimitCheck"/>
  475. <array name="AdcChannelHighLimit"/>
  476. <array name="AdcChannelLowLimit"/>
  477. <array name="AdcChannelRangeSelect"/>
  478. <array name="AdcChannelRefVoltsrcHigh"/>
  479. <array name="AdcChannelRefVoltsrcLow"/>
  480. <array name="AdcChannelResolution"/>
  481. <array name="AdcChannelSampTime"/>
  482. </struct>
  483. </array>
  484. <array name="AdcGroup">
  485. <struct name="0">
  486. <setting name="Name" value="AdcGroup_0"/>
  487. <setting name="AdcGroupAccessMode" value="ADC_ACCESS_MODE_SINGLE"/>
  488. <setting name="AdcGroupConversionMode" value="ADC_CONV_MODE_ONESHOT"/>
  489. <setting name="AdcGroupConversionType" value="ADC_CONV_TYPE_NORMAL"/>
  490. <setting name="AdcGroupId" value="0"/>
  491. <array name="AdcGroupPriority"/>
  492. <array name="AdcGroupReplacement"/>
  493. <setting name="AdcGroupTriggSrc" value="ADC_TRIGG_SRC_SW"/>
  494. <setting name="AdcGroupHwTriggerSource" value=""/>
  495. <array name="AdcHwTrigSignal"/>
  496. <array name="AdcHwTrigTimer">
  497. <setting name="0" value="10"/>
  498. </array>
  499. <array name="AdcNotification"/>
  500. <setting name="AdcExtraNotification" value="NULL_PTR"/>
  501. <setting name="AdcStreamingBufferMode" value="ADC_STREAM_BUFFER_LINEAR"/>
  502. <setting name="AdcEnableOptimizeDmaStreamingGroups" value="false"/>
  503. <setting name="AdcEnableHalfInterrupt" value="false"/>
  504. <setting name="AdcStreamingNumSamples" value="1"/>
  505. <setting name="AdcStreamResultGroup" value="false"/>
  506. <setting name="AdcEnableChDisableChGroup" value="false"/>
  507. <setting name="AdcWithoutInterrupts" value="false"/>
  508. <setting name="AdcWithoutDma" value="false"/>
  509. <setting name="AdcExtDMAChanEnable" value="false"/>
  510. <setting name="AdcGroupInBacktoBackMode" value="true"/>
  511. <setting name="AdcGroupUsesChannelDelays" value="false"/>
  512. <setting name="AdcDelayNextPdb" value="0"/>
  513. <setting name="AdcPdbPeriodContinuousMode" value="1000"/>
  514. <array name="AdcChannelDelay"/>
  515. <struct name="AdcGroupConversionConfiguration">
  516. <setting name="Name" value="AdcGroupConversionConfiguration"/>
  517. <setting name="AdcGroupHardwareAverageEnable" value="false"/>
  518. <setting name="AdcGroupHardwareAverageSelect" value="SAMPLES_4"/>
  519. <setting name="AdcGroupSampleTimeDuration" value="20"/>
  520. </struct>
  521. <struct name="AdcAlternateGroupConvTimings">
  522. <setting name="Name" value="AdcAlternateGroupConvTimings"/>
  523. <setting name="AdcGroupAltHardwareAverageEnable" value="false"/>
  524. <setting name="AdcGroupAltHardwareAverageSelect" value="SAMPLES_4"/>
  525. <setting name="AdcGroupAltSampleTimeDuration" value="1"/>
  526. </struct>
  527. <array name="AdcGroupDefinition">
  528. <setting name="0" value="/Adc_1/AdcUserCfg/AdcConfigSet/AdcHwUnit_0/AdcChannel_0"/>
  529. </array>
  530. <array name="AdcGroupEcucPartitionRef"/>
  531. </struct>
  532. </array>
  533. <array name="AdcHwUnitEcucPartitionRef"/>
  534. </struct>
  535. </array>
  536. <array name="AdcHwTrigger">
  537. <struct name="0">
  538. <setting name="Name" value="AdcHwTrigger_0"/>
  539. <setting name="AdcHwTrigSrc" value="TRIGGER_IN0"/>
  540. </struct>
  541. </array>
  542. </struct>
  543. <struct name="AdcGeneral">
  544. <setting name="Name" value="AdcGeneral"/>
  545. <setting name="AdcDeInitApi" value="true"/>
  546. <setting name="AdcDevErrorDetect" value="false"/>
  547. <setting name="AdcEnableLimitCheck" value="true"/>
  548. <setting name="AdcEnableQueuing" value="true"/>
  549. <setting name="AdcPriorityQueueMaxDepth" value="1"/>
  550. <setting name="AdcEnableStartStopGroupApi" value="true"/>
  551. <setting name="AdcGrpNotifCapability" value="true"/>
  552. <setting name="AdcHwTriggerApi" value="false"/>
  553. <setting name="AdcPriorityImplementation" value="ADC_PRIORITY_NONE"/>
  554. <setting name="AdcReadGroupApi" value="true"/>
  555. <setting name="AdcResultAlignment" value="ADC_ALIGN_RIGHT"/>
  556. <setting name="AdcVersionInfoApi" value="true"/>
  557. <array name="AdcLowPowerStatesSupport"/>
  558. <array name="AdcPowerStateAsynchTransitionMode"/>
  559. <array name="AdcEcucPartitionRef"/>
  560. <array name="AdcKernelEcucPartitionRef"/>
  561. <array name="AdcPowerStateConfig"/>
  562. </struct>
  563. <array name="AdcInterrupt">
  564. <struct name="0">
  565. <setting name="Name" value="AdcInterrupt_0"/>
  566. <setting name="AdcInterruptSource" value="ADC0_COCO"/>
  567. <setting name="AdcInterruptEnable" value="true"/>
  568. </struct>
  569. </array>
  570. <struct name="AdcPublishedInformation">
  571. <setting name="Name" value="AdcPublishedInformation"/>
  572. <setting name="AdcChannelValueSigned" value="false"/>
  573. <setting name="AdcGroupFirstChannelFixed" value="false"/>
  574. <setting name="AdcMaxChannelResolution" value="12"/>
  575. </struct>
  576. <struct name="CommonPublishedInformation">
  577. <setting name="Name" value="CommonPublishedInformation"/>
  578. <setting name="ArReleaseMajorVersion" value="4"/>
  579. <setting name="ArReleaseMinorVersion" value="4"/>
  580. <setting name="ArReleaseRevisionVersion" value="0"/>
  581. <setting name="ModuleId" value="123"/>
  582. <setting name="SwMajorVersion" value="1"/>
  583. <setting name="SwMinorVersion" value="0"/>
  584. <setting name="SwPatchVersion" value="0"/>
  585. <setting name="VendorApiInfix" value=""/>
  586. <setting name="VendorId" value="43"/>
  587. </struct>
  588. <struct name="AutosarExt">
  589. <setting name="Name" value="AutosarExt"/>
  590. <setting name="AdcTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
  591. <setting name="AdcTimeoutVal" value="10000"/>
  592. <setting name="AdcIplDevErrorDetect" value="false"/>
  593. <setting name="PdbDevErrorDetect" value="false"/>
  594. <setting name="AdcMulticoreSupport" value="false"/>
  595. <setting name="AdcEnableGroupDependentChannelNames" value="false"/>
  596. <setting name="AdcBypassAbortChainCheck" value="false"/>
  597. <setting name="AdcConvTimeOnce" value="false"/>
  598. <setting name="AdcOptimizeOneShotHwTriggerConversions" value="false"/>
  599. <setting name="AdcOptimizeDmaStreamingGroups" value="false"/>
  600. <setting name="AdcContinuousWithoutInterrupt" value="false"/>
  601. <setting name="AdcEnableChDisableChApi" value="false"/>
  602. <setting name="AdcEnableInitialNotification" value="false"/>
  603. <setting name="AdcEnableDmaTrasferMode" value="false"/>
  604. <setting name="AdcEnableUserModeSupport" value="false"/>
  605. <setting name="AdcEnableSimSupplyMonitor" value="false"/>
  606. <setting name="AdcEnableSetChannel" value="false"/>
  607. <setting name="AdcEnableDualClockMode" value="false"/>
  608. <setting name="AdcEnableCalibration" value="false"/>
  609. <setting name="AdcEnableReadRawDataApi" value="false"/>
  610. <setting name="AdcEnableGroupStreamingResultReorder" value="false"/>
  611. </struct>
  612. </config_set>
  613. </instance>
  614. </instances>
  615. </functional_group>
  616. </functional_groups>
  617. <components>
  618. <component name="system" uuid="e05613c2-332a-4263-93fa-7c424e4816c2" type_id="system">
  619. <config_set_global name="SystemModel">
  620. <setting name="EcvdGenerationMethod" value="INDIVIDUAL"/>
  621. <setting name="EcvdOutputPath" value=""/>
  622. <setting name="EcvdGenerationTrigger" value="Generate Configuration"/>
  623. </config_set_global>
  624. </component>
  625. </components>
  626. </periphs>
  627. </tools>
  628. </configuration>