Dma_Ip_Cfg.h 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199
  1. /*==================================================================================================
  2. * Project : RTD AUTOSAR 4.4
  3. * Platform : CORTEXM
  4. * Peripheral : DMA,CACHE,TRGMUX,FLEXIO
  5. * Dependencies : none
  6. *
  7. * Autosar Version : 4.4.0
  8. * Autosar Revision : ASR_REL_4_4_REV_0000
  9. * Autosar Conf.Variant :
  10. * SW Version : 1.0.0
  11. * Build Version : S32K1_RTD_1_0_0_HF01_D2109_ASR_REL_4_4_REV_0000_20210907
  12. *
  13. * (c) Copyright 2020-2021 NXP Semiconductors
  14. * All Rights Reserved.
  15. *
  16. * NXP Confidential. This software is owned or controlled by NXP and may only be
  17. * used strictly in accordance with the applicable license terms. By expressly
  18. * accepting such terms or by downloading, installing, activating and/or otherwise
  19. * using the software, you are agreeing that you have read, and that you agree to
  20. * comply with and are bound by, such license terms. If you do not agree to be
  21. * bound by the applicable license terms, then you may not retain, install,
  22. * activate or otherwise use the software.
  23. ==================================================================================================*/
  24. #ifndef DMA_IP_CFG_H_
  25. #define DMA_IP_CFG_H_
  26. #ifdef __cplusplus
  27. extern "C"
  28. {
  29. #endif
  30. /*==================================================================================================
  31. INCLUDE FILES
  32. 1) system and project includes
  33. 2) needed interfaces from external units
  34. 3) internal and external interfaces from this unit
  35. ==================================================================================================*/
  36. #include "Dma_Ip_Types.h"
  37. #include "Dma_Ip_VS_0_PBcfg.h"
  38. /*==================================================================================================
  39. SOURCE FILE VERSION INFORMATION
  40. ==================================================================================================*/
  41. #define DMA_IP_CFG_VENDOR_ID_H 43
  42. #define DMA_IP_CFG_AR_RELEASE_MAJOR_VERSION_H 4
  43. #define DMA_IP_CFG_AR_RELEASE_MINOR_VERSION_H 4
  44. #define DMA_IP_CFG_AR_RELEASE_REVISION_VERSION_H 0
  45. #define DMA_IP_CFG_SW_MAJOR_VERSION_H 1
  46. #define DMA_IP_CFG_SW_MINOR_VERSION_H 0
  47. #define DMA_IP_CFG_SW_PATCH_VERSION_H 0
  48. /*==================================================================================================
  49. FILE VERSION CHECKS
  50. ==================================================================================================*/
  51. /* Check if header file and Dma_Ip_Types.h file are of the same vendor */
  52. #if (DMA_IP_CFG_VENDOR_ID_H != DMA_IP_TYPES_VENDOR_ID_H)
  53. #error "Dma_Ip_Cfg.h and Dma_Ip_Types.h have different vendor ids"
  54. #endif
  55. /* Check if header file and Dma_Ip_Types.h file are of the same Autosar version */
  56. #if ((DMA_IP_CFG_AR_RELEASE_MAJOR_VERSION_H != DMA_IP_TYPES_AR_RELEASE_MAJOR_VERSION_H) || \
  57. (DMA_IP_CFG_AR_RELEASE_MINOR_VERSION_H != DMA_IP_TYPES_AR_RELEASE_MINOR_VERSION_H) || \
  58. (DMA_IP_CFG_AR_RELEASE_REVISION_VERSION_H != DMA_IP_TYPES_AR_RELEASE_REVISION_VERSION_H) \
  59. )
  60. #error "AutoSar Version Numbers of Dma_Ip_Cfg.h and Dma_Ip_Types.h are different"
  61. #endif
  62. /* Check if header file and Dma_Ip_Types.h file are of the same Software version */
  63. #if ((DMA_IP_CFG_SW_MAJOR_VERSION_H != DMA_IP_TYPES_SW_MAJOR_VERSION_H) || \
  64. (DMA_IP_CFG_SW_MINOR_VERSION_H != DMA_IP_TYPES_SW_MINOR_VERSION_H) || \
  65. (DMA_IP_CFG_SW_PATCH_VERSION_H != DMA_IP_TYPES_SW_PATCH_VERSION_H) \
  66. )
  67. #error "Software Version Numbers of Dma_Ip_Cfg.h and Dma_Ip_Types.h are different"
  68. #endif
  69. /* Check if header file and Dma_Ip_VS_0_PBcfg.h file are of the same vendor */
  70. #if (DMA_IP_CFG_VENDOR_ID_H != DMA_IP_VS_0_PBCFG_VENDOR_ID_H)
  71. #error "Dma_Ip_Cfg.h and Dma_Ip_VS_0_PBcfg.h have different vendor ids"
  72. #endif
  73. /* Check if header file and Dma_Ip_VS_0_PBcfg.h file are of the same Autosar version */
  74. #if ((DMA_IP_CFG_AR_RELEASE_MAJOR_VERSION_H != DMA_IP_VS_0_PBCFG_AR_RELEASE_MAJOR_VERSION_H) || \
  75. (DMA_IP_CFG_AR_RELEASE_MINOR_VERSION_H != DMA_IP_VS_0_PBCFG_AR_RELEASE_MINOR_VERSION_H) || \
  76. (DMA_IP_CFG_AR_RELEASE_REVISION_VERSION_H != DMA_IP_VS_0_PBCFG_AR_RELEASE_REVISION_VERSION_H) \
  77. )
  78. #error "AutoSar Version Numbers of Dma_Ip_Cfg.h and Dma_Ip_VS_0_PBcfg.h are different"
  79. #endif
  80. /* Check if header file and Dma_Ip_VS_0_PBcfg.h file are of the same Software version */
  81. #if ((DMA_IP_CFG_SW_MAJOR_VERSION_H != DMA_IP_VS_0_PBCFG_SW_MAJOR_VERSION_H) || \
  82. (DMA_IP_CFG_SW_MINOR_VERSION_H != DMA_IP_VS_0_PBCFG_SW_MINOR_VERSION_H) || \
  83. (DMA_IP_CFG_SW_PATCH_VERSION_H != DMA_IP_VS_0_PBCFG_SW_PATCH_VERSION_H) \
  84. )
  85. #error "Software Version Numbers of Dma_Ip_Cfg.h and Dma_Ip_VS_0_PBcfg.h are different"
  86. #endif
  87. /*******************************************************************************
  88. * Definitions
  89. ******************************************************************************/
  90. /* Number Of Configured Logic Instances */
  91. #define MCL_ENABLE_USER_MODE_SUPPORT STD_OFF
  92. #if (MCL_ENABLE_USER_MODE_SUPPORT == STD_ON)
  93. #define MCL_DMA_REG_PROT_AVAILABLE
  94. #endif
  95. #define DMA_IP_NOF_CFG_LOGIC_INSTANCES ((uint32)1U)
  96. /* Logic Instance 0 */
  97. #define DMA_LOGIC_INST_0 ((uint32)0U)
  98. /* Number Of Configured Logic Channels */
  99. #define DMA_IP_NOF_CFG_LOGIC_CHANNELS ((uint32)6U)
  100. /* Logic Channel 0 */
  101. #define DMA_LOGIC_CH_UART0_RX ((uint8)0U)
  102. /* Logic Channel 1 */
  103. #define DMA_LOGIC_CH_UART1_RX ((uint8)1U)
  104. /* Logic Channel 2 */
  105. #define DMA_LOGIC_CH_UART2_RX ((uint8)2U)
  106. /* Logic Channel 3 */
  107. #define DMA_LOGIC_CH_UART0_TX ((uint8)3U)
  108. /* Logic Channel 4 */
  109. #define DMA_LOGIC_CH_UART1_TX ((uint8)4U)
  110. /* Logic Channel 5 */
  111. #define DMA_LOGIC_CH_UART2_TX ((uint8)5U)
  112. #define MCL_START_SEC_CONFIG_DATA_UNSPECIFIED
  113. /* @violates @ref Mcl_Dma_h_REF_1 MISRA 2012 Required Directive 4.10, Precautions shall be taken in order to prevent the contents of a header file being included more than once. */
  114. #include "Mcl_MemMap.h"
  115. /* DMA Initialization Structure */
  116. extern const Dma_Ip_InitType Dma_Ip_xDmaInitPB_VS_0;
  117. extern const Dma_Ip_LogicChannelConfigType Dma_Ip_xLogicChannelResetConfig;
  118. extern const Dma_Ip_LogicInstanceConfigType Dma_Ip_xLogicInstanceResetConfig;
  119. #define MCL_STOP_SEC_CONFIG_DATA_UNSPECIFIED
  120. /* @violates @ref Mcl_Dma_h_REF_1 MISRA 2012 Required Directive 4.10, Precautions shall be taken in order to prevent the contents of a header file being included more than once. */
  121. #include "Mcl_MemMap.h"
  122. #define MCL_START_SEC_CODE
  123. /* @violates @ref Mcl_Dma_h_REF_1 MISRA 2012 Required Directive 4.10, Precautions shall be taken in order to prevent the contents of a header file being included more than once. */
  124. #include "Mcl_MemMap.h"
  125. /* DMA IRQ Handlers */
  126. ISR(Dma0_Ch0_IRQHandler);
  127. ISR(Dma0_Ch1_IRQHandler);
  128. ISR(Dma0_Ch2_IRQHandler);
  129. ISR(Dma0_Ch3_IRQHandler);
  130. ISR(Dma0_Ch4_IRQHandler);
  131. ISR(Dma0_Ch5_IRQHandler);
  132. ISR(Dma0_Ch6_IRQHandler);
  133. ISR(Dma0_Ch7_IRQHandler);
  134. ISR(Dma0_Ch8_IRQHandler);
  135. ISR(Dma0_Ch9_IRQHandler);
  136. ISR(Dma0_Ch10_IRQHandler);
  137. ISR(Dma0_Ch11_IRQHandler);
  138. ISR(Dma0_Ch12_IRQHandler);
  139. ISR(Dma0_Ch13_IRQHandler);
  140. ISR(Dma0_Ch14_IRQHandler);
  141. ISR(Dma0_Ch15_IRQHandler);
  142. /* DMA Error IRQ Handlers */
  143. ISR(Dma0_Error_IrqHandler);
  144. #define MCL_STOP_SEC_CODE
  145. /* @violates @ref Mcl_Dma_h_REF_1 MISRA 2012 Required Directive 4.10, Precautions shall be taken in order to prevent the contents of a header file being included more than once. */
  146. #include "Mcl_MemMap.h"
  147. #ifdef __cplusplus
  148. }
  149. #endif
  150. #endif /* DMA_IP_CFG_H_ */
  151. /*==================================================================================================
  152. * END OF FILE
  153. ==================================================================================================*/