system.c.017i.build_ssa_passes 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. __attribute__((section (".systeminit")))
  2. SystemInit ()
  3. {
  4. <bb 2> :
  5. _1 = 3758153728B;
  6. _2 = _1->CPACR;
  7. _3 = 3758153728B;
  8. _4 = _2 | 15728640;
  9. _3->CPACR = _4;
  10. __asm__ __volatile__("dsb");
  11. __asm__ __volatile__("isb");
  12. _5 = 3758153728B;
  13. _6 = _5->CCR;
  14. _7 = 3758153728B;
  15. _8 = _6 | 1;
  16. _7->CCR = _8;
  17. _9 = 3758153728B;
  18. _10 = _9->SHPR3;
  19. _11 = 3758153728B;
  20. _12 = _10 & 4278255615;
  21. _11->SHPR3 = _12;
  22. _13 = 1073741824B;
  23. _13->MPRA = 2004318071;
  24. _14 = 1073741824B;
  25. _14->PACRA = 0;
  26. _15 = 1073741824B;
  27. _15->PACRB = 0;
  28. _16 = 1073741824B;
  29. _16->PACRD = 0;
  30. _17 = 1073741824B;
  31. _17->OPACR[0] = 0;
  32. _18 = 1073741824B;
  33. _18->OPACR[1] = 0;
  34. _19 = 1073741824B;
  35. _19->OPACR[2] = 0;
  36. _20 = 1073741824B;
  37. _20->OPACR[3] = 0;
  38. _21 = 1073741824B;
  39. _21->OPACR[4] = 0;
  40. _22 = 1073741824B;
  41. _22->OPACR[5] = 0;
  42. _23 = 1073741824B;
  43. _23->OPACR[6] = 0;
  44. _24 = 1073741824B;
  45. _24->OPACR[7] = 0;
  46. _25 = 1073741824B;
  47. _25->OPACR[8] = 0;
  48. _26 = 1073741824B;
  49. _26->OPACR[9] = 0;
  50. _27 = 1073741824B;
  51. _27->OPACR[10] = 0;
  52. _28 = 1073741824B;
  53. _28->OPACR[11] = 0;
  54. __asm__ __volatile__("dsb");
  55. __asm__ __volatile__("isb");
  56. sys_m4_cache_init (0);
  57. return;
  58. }
  59. Sys_GetCoreID ()
  60. {
  61. uint8 D.6226;
  62. <bb 2> :
  63. D.6226 = 0;
  64. <bb 3> :
  65. <L0>:
  66. return D.6226;
  67. }
  68. default_interrupt_routine ()
  69. {
  70. <bb 2> :
  71. goto <bb 2>; [INV]
  72. }
  73. startup_go_to_user_mode ()
  74. {
  75. <bb 2> :
  76. return;
  77. }
  78. sys_m4_cache_init (uint8 cache)
  79. {
  80. uint8 RetValue;
  81. uint8 D.6224;
  82. <bb 2> :
  83. RetValue = 0;
  84. if (cache == 0)
  85. goto <bb 3>; [INV]
  86. else
  87. goto <bb 6>; [INV]
  88. <bb 3> :
  89. _1 = 3758628864B;
  90. _1->PCCCR = 83886080;
  91. _2 = 3758628864B;
  92. _3 = _2->PCCCR;
  93. _4 = 3758628864B;
  94. _5 = _3 | 2147483648;
  95. _4->PCCCR = _5;
  96. <bb 4> :
  97. _6 = 3758628864B;
  98. _7 = _6->PCCCR;
  99. _8 = _7 & 2147483648;
  100. if (_8 == 2147483648)
  101. goto <bb 4>; [INV]
  102. else
  103. goto <bb 5>; [INV]
  104. <bb 5> :
  105. _9 = 3758628864B;
  106. _10 = _9->PCCCR;
  107. _11 = 3758628864B;
  108. _12 = _10 | 1;
  109. _11->PCCCR = _12;
  110. goto <bb 7>; [INV]
  111. <bb 6> :
  112. RetValue = 1;
  113. <bb 7> :
  114. D.6224 = RetValue;
  115. <bb 8> :
  116. <L6>:
  117. return D.6224;
  118. }