Flexio_Mcl_Ip_HwAccess.c.076i.inline 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910
  1. IPA summary for Flexio_Mcl_Ip_Init/20 is missing.
  2. IPA summary for Flexio_Mcl_Ip_SetTimerInterrupt/19 is missing.
  3. IPA summary for Flexio_Mcl_Ip_GetAllTimerInterrupt/18 is missing.
  4. IPA summary for Flexio_Mcl_Ip_SetShifterDMARequest/17 is missing.
  5. IPA summary for Flexio_Mcl_Ip_SetShifterInterrupt/16 is missing.
  6. IPA summary for Flexio_Mcl_Ip_SetShifterErrorInterrupt/15 is missing.
  7. IPA summary for Flexio_Mcl_Ip_GetAllShifterErrorInterrupt/14 is missing.
  8. IPA summary for Flexio_Mcl_Ip_GetAllShifterInterrupt/13 is missing.
  9. IPA summary for Flexio_Mcl_Ip_ClearTimerStatus/12 is missing.
  10. IPA summary for Flexio_Mcl_Ip_GetAllTimerStatus/11 is missing.
  11. IPA summary for Flexio_Mcl_Ip_GetTimerInterruptEnable/10 is missing.
  12. IPA summary for Flexio_Mcl_Ip_GetTimerStatus/9 is missing.
  13. IPA summary for Flexio_Mcl_Ip_ClearShifterErrorStatus/8 is missing.
  14. IPA summary for Flexio_Mcl_Ip_GetAllShifterErrorStatus/7 is missing.
  15. IPA summary for Flexio_Mcl_Ip_GetShifterErrorStatus/6 is missing.
  16. IPA summary for Flexio_Mcl_Ip_ClearShifterStatus/5 is missing.
  17. IPA summary for Flexio_Mcl_Ip_GetAllShifterStatus/4 is missing.
  18. IPA summary for Flexio_Mcl_Ip_GetShifterStatus/3 is missing.
  19. IPA summary for Flexio_Mcl_Ip_SetEnable/2 is missing.
  20. IPA summary for Flexio_Mcl_Ip_SetDebugEnable/1 is missing.
  21. IPA summary for Flexio_Mcl_Ip_SetSoftwareReset/0 is missing.
  22. Flattening functions:
  23. Overall time estimate: 0.000000 weighted by profile: 0.000000
  24. Deciding on inlining of small functions. Starting with size 0.
  25. Reclaiming functions:
  26. Reclaiming variables:
  27. Clearing address taken flags:
  28. Deciding on functions to be inlined into all callers and removing useless speculations:
  29. Overall time estimate: 0.000000 weighted by profile: 0.000000
  30. Why inlining failed?
  31. function not considered for inlining : 1 calls, 1.000000 freq, 0 count
  32. function body not available : 14 calls, 14.000000 freq, 0 count
  33. IPA summary for Flexio_Mcl_Ip_Init/20 is missing.
  34. IPA summary for Flexio_Mcl_Ip_SetTimerInterrupt/19 is missing.
  35. IPA summary for Flexio_Mcl_Ip_GetAllTimerInterrupt/18 is missing.
  36. IPA summary for Flexio_Mcl_Ip_SetShifterDMARequest/17 is missing.
  37. IPA summary for Flexio_Mcl_Ip_SetShifterInterrupt/16 is missing.
  38. IPA summary for Flexio_Mcl_Ip_SetShifterErrorInterrupt/15 is missing.
  39. IPA summary for Flexio_Mcl_Ip_GetAllShifterErrorInterrupt/14 is missing.
  40. IPA summary for Flexio_Mcl_Ip_GetAllShifterInterrupt/13 is missing.
  41. IPA summary for Flexio_Mcl_Ip_ClearTimerStatus/12 is missing.
  42. IPA summary for Flexio_Mcl_Ip_GetAllTimerStatus/11 is missing.
  43. IPA summary for Flexio_Mcl_Ip_GetTimerInterruptEnable/10 is missing.
  44. IPA summary for Flexio_Mcl_Ip_GetTimerStatus/9 is missing.
  45. IPA summary for Flexio_Mcl_Ip_ClearShifterErrorStatus/8 is missing.
  46. IPA summary for Flexio_Mcl_Ip_GetAllShifterErrorStatus/7 is missing.
  47. IPA summary for Flexio_Mcl_Ip_GetShifterErrorStatus/6 is missing.
  48. IPA summary for Flexio_Mcl_Ip_ClearShifterStatus/5 is missing.
  49. IPA summary for Flexio_Mcl_Ip_GetAllShifterStatus/4 is missing.
  50. IPA summary for Flexio_Mcl_Ip_GetShifterStatus/3 is missing.
  51. IPA summary for Flexio_Mcl_Ip_SetEnable/2 is missing.
  52. IPA summary for Flexio_Mcl_Ip_SetDebugEnable/1 is missing.
  53. IPA summary for Flexio_Mcl_Ip_SetSoftwareReset/0 is missing.
  54. Symbol table:
  55. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_45/34 (SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_45) @06d151c0
  56. Type: function
  57. Visibility: external public
  58. References:
  59. Referring:
  60. Availability: not_available
  61. Function flags:
  62. Called by: Flexio_Mcl_Ip_SetTimerInterrupt/19
  63. Calls:
  64. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_45/33 (SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_45) @06d150e0
  65. Type: function
  66. Visibility: external public
  67. References:
  68. Referring:
  69. Availability: not_available
  70. Function flags:
  71. Called by: Flexio_Mcl_Ip_SetTimerInterrupt/19
  72. Calls:
  73. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_44/32 (SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_44) @06c48e00
  74. Type: function
  75. Visibility: external public
  76. References:
  77. Referring:
  78. Availability: not_available
  79. Function flags:
  80. Called by: Flexio_Mcl_Ip_SetShifterDMARequest/17
  81. Calls:
  82. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_44/31 (SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_44) @06c48d20
  83. Type: function
  84. Visibility: external public
  85. References:
  86. Referring:
  87. Availability: not_available
  88. Function flags:
  89. Called by: Flexio_Mcl_Ip_SetShifterDMARequest/17
  90. Calls:
  91. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_43/30 (SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_43) @06c48b60
  92. Type: function
  93. Visibility: external public
  94. References:
  95. Referring:
  96. Availability: not_available
  97. Function flags:
  98. Called by: Flexio_Mcl_Ip_SetShifterInterrupt/16
  99. Calls:
  100. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_43/29 (SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_43) @06c48a80
  101. Type: function
  102. Visibility: external public
  103. References:
  104. Referring:
  105. Availability: not_available
  106. Function flags:
  107. Called by: Flexio_Mcl_Ip_SetShifterInterrupt/16
  108. Calls:
  109. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_42/28 (SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_42) @06c488c0
  110. Type: function
  111. Visibility: external public
  112. References:
  113. Referring:
  114. Availability: not_available
  115. Function flags:
  116. Called by: Flexio_Mcl_Ip_SetShifterErrorInterrupt/15
  117. Calls:
  118. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_42/27 (SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_42) @06c487e0
  119. Type: function
  120. Visibility: external public
  121. References:
  122. Referring:
  123. Availability: not_available
  124. Function flags:
  125. Called by: Flexio_Mcl_Ip_SetShifterErrorInterrupt/15
  126. Calls:
  127. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_41/26 (SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_41) @06c41c40
  128. Type: function
  129. Visibility: external public
  130. References:
  131. Referring:
  132. Availability: not_available
  133. Function flags:
  134. Called by: Flexio_Mcl_Ip_SetEnable/2
  135. Calls:
  136. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_41/25 (SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_41) @06c41b60
  137. Type: function
  138. Visibility: external public
  139. References:
  140. Referring:
  141. Availability: not_available
  142. Function flags:
  143. Called by: Flexio_Mcl_Ip_SetEnable/2
  144. Calls:
  145. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_40/24 (SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_40) @06c419a0
  146. Type: function
  147. Visibility: external public
  148. References:
  149. Referring:
  150. Availability: not_available
  151. Function flags:
  152. Called by: Flexio_Mcl_Ip_SetDebugEnable/1
  153. Calls:
  154. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_40/23 (SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_40) @06c418c0
  155. Type: function
  156. Visibility: external public
  157. References:
  158. Referring:
  159. Availability: not_available
  160. Function flags:
  161. Called by: Flexio_Mcl_Ip_SetDebugEnable/1
  162. Calls:
  163. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_39/22 (SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_39) @06c41700
  164. Type: function
  165. Visibility: external public
  166. References:
  167. Referring:
  168. Availability: not_available
  169. Function flags:
  170. Called by: Flexio_Mcl_Ip_SetSoftwareReset/0
  171. Calls:
  172. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_39/21 (SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_39) @06c41620
  173. Type: function
  174. Visibility: external public
  175. References:
  176. Referring:
  177. Availability: not_available
  178. Function flags:
  179. Called by: Flexio_Mcl_Ip_SetSoftwareReset/0
  180. Calls:
  181. Flexio_Mcl_Ip_Init/20 (Flexio_Mcl_Ip_Init) @06c411c0
  182. Type: function definition analyzed
  183. Visibility: force_output externally_visible no_reorder public
  184. References:
  185. Referring:
  186. Availability: available
  187. Function flags: body
  188. Called by:
  189. Calls: Flexio_Mcl_Ip_SetSoftwareReset/0
  190. Flexio_Mcl_Ip_SetTimerInterrupt/19 (Flexio_Mcl_Ip_SetTimerInterrupt) @06be8d20
  191. Type: function definition analyzed
  192. Visibility: force_output externally_visible no_reorder public
  193. References:
  194. Referring:
  195. Availability: available
  196. Function flags: body
  197. Called by:
  198. Calls: SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_45/34 SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_45/33
  199. Flexio_Mcl_Ip_GetAllTimerInterrupt/18 (Flexio_Mcl_Ip_GetAllTimerInterrupt) @06be87e0
  200. Type: function definition analyzed
  201. Visibility: force_output externally_visible no_reorder public
  202. References:
  203. Referring:
  204. Availability: available
  205. Function flags: body
  206. Called by:
  207. Calls:
  208. Flexio_Mcl_Ip_SetShifterDMARequest/17 (Flexio_Mcl_Ip_SetShifterDMARequest) @06be82a0
  209. Type: function definition analyzed
  210. Visibility: force_output externally_visible no_reorder public
  211. References:
  212. Referring:
  213. Availability: available
  214. Function flags: body
  215. Called by:
  216. Calls: SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_44/32 SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_44/31
  217. Flexio_Mcl_Ip_SetShifterInterrupt/16 (Flexio_Mcl_Ip_SetShifterInterrupt) @06be8ee0
  218. Type: function definition analyzed
  219. Visibility: force_output externally_visible no_reorder public
  220. References:
  221. Referring:
  222. Availability: available
  223. Function flags: body
  224. Called by:
  225. Calls: SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_43/30 SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_43/29
  226. Flexio_Mcl_Ip_SetShifterErrorInterrupt/15 (Flexio_Mcl_Ip_SetShifterErrorInterrupt) @06be8c40
  227. Type: function definition analyzed
  228. Visibility: force_output externally_visible no_reorder public
  229. References:
  230. Referring:
  231. Availability: available
  232. Function flags: body
  233. Called by:
  234. Calls: SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_42/28 SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_42/27
  235. Flexio_Mcl_Ip_GetAllShifterErrorInterrupt/14 (Flexio_Mcl_Ip_GetAllShifterErrorInterrupt) @06be89a0
  236. Type: function definition analyzed
  237. Visibility: force_output externally_visible no_reorder public
  238. References:
  239. Referring:
  240. Availability: available
  241. Function flags: body
  242. Called by:
  243. Calls:
  244. Flexio_Mcl_Ip_GetAllShifterInterrupt/13 (Flexio_Mcl_Ip_GetAllShifterInterrupt) @06be8700
  245. Type: function definition analyzed
  246. Visibility: force_output externally_visible no_reorder public
  247. References:
  248. Referring:
  249. Availability: available
  250. Function flags: body
  251. Called by:
  252. Calls:
  253. Flexio_Mcl_Ip_ClearTimerStatus/12 (Flexio_Mcl_Ip_ClearTimerStatus) @06be8460
  254. Type: function definition analyzed
  255. Visibility: force_output externally_visible no_reorder public
  256. References:
  257. Referring:
  258. Availability: available
  259. Function flags: body
  260. Called by:
  261. Calls:
  262. Flexio_Mcl_Ip_GetAllTimerStatus/11 (Flexio_Mcl_Ip_GetAllTimerStatus) @06be81c0
  263. Type: function definition analyzed
  264. Visibility: force_output externally_visible no_reorder public
  265. References:
  266. Referring:
  267. Availability: available
  268. Function flags: body
  269. Called by:
  270. Calls:
  271. Flexio_Mcl_Ip_GetTimerInterruptEnable/10 (Flexio_Mcl_Ip_GetTimerInterruptEnable) @06be6d20
  272. Type: function definition analyzed
  273. Visibility: force_output externally_visible no_reorder public
  274. References:
  275. Referring:
  276. Availability: available
  277. Function flags: body
  278. Called by:
  279. Calls:
  280. Flexio_Mcl_Ip_GetTimerStatus/9 (Flexio_Mcl_Ip_GetTimerStatus) @06be67e0
  281. Type: function definition analyzed
  282. Visibility: force_output externally_visible no_reorder public
  283. References:
  284. Referring:
  285. Availability: available
  286. Function flags: body
  287. Called by:
  288. Calls:
  289. Flexio_Mcl_Ip_ClearShifterErrorStatus/8 (Flexio_Mcl_Ip_ClearShifterErrorStatus) @06be62a0
  290. Type: function definition analyzed
  291. Visibility: force_output externally_visible no_reorder public
  292. References:
  293. Referring:
  294. Availability: available
  295. Function flags: body
  296. Called by:
  297. Calls:
  298. Flexio_Mcl_Ip_GetAllShifterErrorStatus/7 (Flexio_Mcl_Ip_GetAllShifterErrorStatus) @06be6ee0
  299. Type: function definition analyzed
  300. Visibility: force_output externally_visible no_reorder public
  301. References:
  302. Referring:
  303. Availability: available
  304. Function flags: body
  305. Called by:
  306. Calls:
  307. Flexio_Mcl_Ip_GetShifterErrorStatus/6 (Flexio_Mcl_Ip_GetShifterErrorStatus) @06be6c40
  308. Type: function definition analyzed
  309. Visibility: force_output externally_visible no_reorder public
  310. References:
  311. Referring:
  312. Availability: available
  313. Function flags: body
  314. Called by:
  315. Calls:
  316. Flexio_Mcl_Ip_ClearShifterStatus/5 (Flexio_Mcl_Ip_ClearShifterStatus) @06be69a0
  317. Type: function definition analyzed
  318. Visibility: force_output externally_visible no_reorder public
  319. References:
  320. Referring:
  321. Availability: available
  322. Function flags: body
  323. Called by:
  324. Calls:
  325. Flexio_Mcl_Ip_GetAllShifterStatus/4 (Flexio_Mcl_Ip_GetAllShifterStatus) @06be6700
  326. Type: function definition analyzed
  327. Visibility: force_output externally_visible no_reorder public
  328. References:
  329. Referring:
  330. Availability: available
  331. Function flags: body
  332. Called by:
  333. Calls:
  334. Flexio_Mcl_Ip_GetShifterStatus/3 (Flexio_Mcl_Ip_GetShifterStatus) @06be6460
  335. Type: function definition analyzed
  336. Visibility: force_output externally_visible no_reorder public
  337. References:
  338. Referring:
  339. Availability: available
  340. Function flags: body
  341. Called by:
  342. Calls:
  343. Flexio_Mcl_Ip_SetEnable/2 (Flexio_Mcl_Ip_SetEnable) @06be61c0
  344. Type: function definition analyzed
  345. Visibility: force_output externally_visible no_reorder public
  346. References:
  347. Referring:
  348. Availability: available
  349. Function flags: body
  350. Called by:
  351. Calls: SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_41/26 SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_41/25
  352. Flexio_Mcl_Ip_SetDebugEnable/1 (Flexio_Mcl_Ip_SetDebugEnable) @06be2ee0
  353. Type: function definition analyzed
  354. Visibility: force_output externally_visible no_reorder public
  355. References:
  356. Referring:
  357. Availability: available
  358. Function flags: body
  359. Called by:
  360. Calls: SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_40/24 SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_40/23
  361. Flexio_Mcl_Ip_SetSoftwareReset/0 (Flexio_Mcl_Ip_SetSoftwareReset) @06be2e00
  362. Type: function definition analyzed
  363. Visibility: force_output externally_visible no_reorder public
  364. References:
  365. Referring:
  366. Availability: available
  367. Function flags: body
  368. Called by: Flexio_Mcl_Ip_Init/20
  369. Calls: SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_39/22 SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_39/21
  370. ;; Function Flexio_Mcl_Ip_SetSoftwareReset (Flexio_Mcl_Ip_SetSoftwareReset, funcdef_no=0, decl_uid=5665, cgraph_uid=1, symbol_order=0)
  371. Flexio_Mcl_Ip_SetSoftwareReset (struct FLEXIO_Type * baseAddr, boolean enable)
  372. {
  373. uint32 regValue;
  374. long unsigned int iftmp.0;
  375. long unsigned int iftmp.0_1;
  376. long unsigned int iftmp.0_8;
  377. long unsigned int iftmp.0_9;
  378. <bb 2> :
  379. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_39 ();
  380. regValue_5 ={v} baseAddr_4(D)->CTRL;
  381. regValue_6 = regValue_5 & 4294967293;
  382. if (enable_7(D) != 0)
  383. goto <bb 3>; [INV]
  384. else
  385. goto <bb 4>; [INV]
  386. <bb 3> :
  387. iftmp.0_9 = 2;
  388. goto <bb 5>; [INV]
  389. <bb 4> :
  390. iftmp.0_8 = 0;
  391. <bb 5> :
  392. # iftmp.0_1 = PHI <iftmp.0_9(3), iftmp.0_8(4)>
  393. regValue_10 = iftmp.0_1 | regValue_6;
  394. baseAddr_4(D)->CTRL ={v} regValue_10;
  395. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_39 ();
  396. return;
  397. }
  398. ;; Function Flexio_Mcl_Ip_SetDebugEnable (Flexio_Mcl_Ip_SetDebugEnable, funcdef_no=1, decl_uid=5668, cgraph_uid=2, symbol_order=1)
  399. Flexio_Mcl_Ip_SetDebugEnable (struct FLEXIO_Type * baseAddr, boolean enable)
  400. {
  401. uint32 regValue;
  402. long unsigned int iftmp.1;
  403. long unsigned int iftmp.1_1;
  404. long unsigned int iftmp.1_8;
  405. long unsigned int iftmp.1_9;
  406. <bb 2> :
  407. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_40 ();
  408. regValue_5 ={v} baseAddr_4(D)->CTRL;
  409. regValue_6 = regValue_5 & 3221225471;
  410. if (enable_7(D) != 0)
  411. goto <bb 3>; [INV]
  412. else
  413. goto <bb 4>; [INV]
  414. <bb 3> :
  415. iftmp.1_9 = 1073741824;
  416. goto <bb 5>; [INV]
  417. <bb 4> :
  418. iftmp.1_8 = 0;
  419. <bb 5> :
  420. # iftmp.1_1 = PHI <iftmp.1_9(3), iftmp.1_8(4)>
  421. regValue_10 = iftmp.1_1 | regValue_6;
  422. baseAddr_4(D)->CTRL ={v} regValue_10;
  423. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_40 ();
  424. return;
  425. }
  426. ;; Function Flexio_Mcl_Ip_SetEnable (Flexio_Mcl_Ip_SetEnable, funcdef_no=2, decl_uid=5671, cgraph_uid=3, symbol_order=2)
  427. Flexio_Mcl_Ip_SetEnable (struct FLEXIO_Type * baseAddr, boolean enable)
  428. {
  429. uint32 regValue;
  430. long unsigned int iftmp.2;
  431. long unsigned int iftmp.2_1;
  432. long unsigned int iftmp.2_8;
  433. long unsigned int iftmp.2_9;
  434. <bb 2> :
  435. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_41 ();
  436. regValue_5 ={v} baseAddr_4(D)->CTRL;
  437. regValue_6 = regValue_5 & 4294967294;
  438. if (enable_7(D) != 0)
  439. goto <bb 3>; [INV]
  440. else
  441. goto <bb 4>; [INV]
  442. <bb 3> :
  443. iftmp.2_9 = 1;
  444. goto <bb 5>; [INV]
  445. <bb 4> :
  446. iftmp.2_8 = 0;
  447. <bb 5> :
  448. # iftmp.2_1 = PHI <iftmp.2_9(3), iftmp.2_8(4)>
  449. regValue_10 = iftmp.2_1 | regValue_6;
  450. baseAddr_4(D)->CTRL ={v} regValue_10;
  451. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_41 ();
  452. return;
  453. }
  454. ;; Function Flexio_Mcl_Ip_GetShifterStatus (Flexio_Mcl_Ip_GetShifterStatus, funcdef_no=3, decl_uid=5674, cgraph_uid=4, symbol_order=3)
  455. Flexio_Mcl_Ip_GetShifterStatus (const struct FLEXIO_Type * baseAddr, uint8 shifter)
  456. {
  457. boolean D.6015;
  458. long unsigned int _1;
  459. int _2;
  460. long unsigned int _3;
  461. long unsigned int _4;
  462. boolean _8;
  463. <bb 2> :
  464. _1 ={v} baseAddr_6(D)->SHIFTSTAT;
  465. _2 = (int) shifter_7(D);
  466. _3 = _1 >> _2;
  467. _4 = _3 & 1;
  468. _8 = _4 != 0;
  469. <bb 3> :
  470. <L0>:
  471. return _8;
  472. }
  473. ;; Function Flexio_Mcl_Ip_GetAllShifterStatus (Flexio_Mcl_Ip_GetAllShifterStatus, funcdef_no=4, decl_uid=5676, cgraph_uid=5, symbol_order=4)
  474. Flexio_Mcl_Ip_GetAllShifterStatus (const struct FLEXIO_Type * baseAddr)
  475. {
  476. uint32 D.6017;
  477. uint32 _3;
  478. <bb 2> :
  479. _3 ={v} baseAddr_2(D)->SHIFTSTAT;
  480. <bb 3> :
  481. <L0>:
  482. return _3;
  483. }
  484. ;; Function Flexio_Mcl_Ip_ClearShifterStatus (Flexio_Mcl_Ip_ClearShifterStatus, funcdef_no=5, decl_uid=5679, cgraph_uid=6, symbol_order=5)
  485. Flexio_Mcl_Ip_ClearShifterStatus (struct FLEXIO_Type * baseAddr, uint8 shifter)
  486. {
  487. int _1;
  488. long unsigned int _2;
  489. <bb 2> :
  490. _1 = (int) shifter_3(D);
  491. _2 = 1 << _1;
  492. baseAddr_5(D)->SHIFTSTAT ={v} _2;
  493. return;
  494. }
  495. ;; Function Flexio_Mcl_Ip_GetShifterErrorStatus (Flexio_Mcl_Ip_GetShifterErrorStatus, funcdef_no=6, decl_uid=5682, cgraph_uid=7, symbol_order=6)
  496. Flexio_Mcl_Ip_GetShifterErrorStatus (const struct FLEXIO_Type * baseAddr, uint8 shifter)
  497. {
  498. boolean D.6019;
  499. long unsigned int _1;
  500. int _2;
  501. long unsigned int _3;
  502. long unsigned int _4;
  503. boolean _8;
  504. <bb 2> :
  505. _1 ={v} baseAddr_6(D)->SHIFTERR;
  506. _2 = (int) shifter_7(D);
  507. _3 = _1 >> _2;
  508. _4 = _3 & 1;
  509. _8 = _4 != 0;
  510. <bb 3> :
  511. <L0>:
  512. return _8;
  513. }
  514. ;; Function Flexio_Mcl_Ip_GetAllShifterErrorStatus (Flexio_Mcl_Ip_GetAllShifterErrorStatus, funcdef_no=7, decl_uid=5684, cgraph_uid=8, symbol_order=7)
  515. Flexio_Mcl_Ip_GetAllShifterErrorStatus (const struct FLEXIO_Type * baseAddr)
  516. {
  517. uint32 D.6021;
  518. uint32 _3;
  519. <bb 2> :
  520. _3 ={v} baseAddr_2(D)->SHIFTERR;
  521. <bb 3> :
  522. <L0>:
  523. return _3;
  524. }
  525. ;; Function Flexio_Mcl_Ip_ClearShifterErrorStatus (Flexio_Mcl_Ip_ClearShifterErrorStatus, funcdef_no=8, decl_uid=5687, cgraph_uid=9, symbol_order=8)
  526. Flexio_Mcl_Ip_ClearShifterErrorStatus (struct FLEXIO_Type * baseAddr, uint8 shifter)
  527. {
  528. int _1;
  529. long unsigned int _2;
  530. <bb 2> :
  531. _1 = (int) shifter_3(D);
  532. _2 = 1 << _1;
  533. baseAddr_5(D)->SHIFTERR ={v} _2;
  534. return;
  535. }
  536. ;; Function Flexio_Mcl_Ip_GetTimerStatus (Flexio_Mcl_Ip_GetTimerStatus, funcdef_no=9, decl_uid=5690, cgraph_uid=10, symbol_order=9)
  537. Flexio_Mcl_Ip_GetTimerStatus (const struct FLEXIO_Type * baseAddr, uint8 timer)
  538. {
  539. boolean D.6023;
  540. long unsigned int _1;
  541. int _2;
  542. long unsigned int _3;
  543. long unsigned int _4;
  544. boolean _8;
  545. <bb 2> :
  546. _1 ={v} baseAddr_6(D)->TIMSTAT;
  547. _2 = (int) timer_7(D);
  548. _3 = _1 >> _2;
  549. _4 = _3 & 1;
  550. _8 = _4 != 0;
  551. <bb 3> :
  552. <L0>:
  553. return _8;
  554. }
  555. ;; Function Flexio_Mcl_Ip_GetTimerInterruptEnable (Flexio_Mcl_Ip_GetTimerInterruptEnable, funcdef_no=10, decl_uid=5693, cgraph_uid=11, symbol_order=10)
  556. Flexio_Mcl_Ip_GetTimerInterruptEnable (const struct FLEXIO_Type * baseAddr, uint8 timer)
  557. {
  558. boolean D.6025;
  559. long unsigned int _1;
  560. int _2;
  561. long unsigned int _3;
  562. long unsigned int _4;
  563. boolean _8;
  564. <bb 2> :
  565. _1 ={v} baseAddr_6(D)->TIMIEN;
  566. _2 = (int) timer_7(D);
  567. _3 = _1 >> _2;
  568. _4 = _3 & 1;
  569. _8 = _4 != 0;
  570. <bb 3> :
  571. <L0>:
  572. return _8;
  573. }
  574. ;; Function Flexio_Mcl_Ip_GetAllTimerStatus (Flexio_Mcl_Ip_GetAllTimerStatus, funcdef_no=11, decl_uid=5695, cgraph_uid=12, symbol_order=11)
  575. Flexio_Mcl_Ip_GetAllTimerStatus (const struct FLEXIO_Type * baseAddr)
  576. {
  577. uint32 D.6027;
  578. uint32 _3;
  579. <bb 2> :
  580. _3 ={v} baseAddr_2(D)->TIMSTAT;
  581. <bb 3> :
  582. <L0>:
  583. return _3;
  584. }
  585. ;; Function Flexio_Mcl_Ip_ClearTimerStatus (Flexio_Mcl_Ip_ClearTimerStatus, funcdef_no=12, decl_uid=5698, cgraph_uid=13, symbol_order=12)
  586. Flexio_Mcl_Ip_ClearTimerStatus (struct FLEXIO_Type * baseAddr, uint8 timer)
  587. {
  588. int _1;
  589. long unsigned int _2;
  590. <bb 2> :
  591. _1 = (int) timer_3(D);
  592. _2 = 1 << _1;
  593. baseAddr_5(D)->TIMSTAT ={v} _2;
  594. return;
  595. }
  596. ;; Function Flexio_Mcl_Ip_GetAllShifterInterrupt (Flexio_Mcl_Ip_GetAllShifterInterrupt, funcdef_no=13, decl_uid=5700, cgraph_uid=14, symbol_order=13)
  597. Flexio_Mcl_Ip_GetAllShifterInterrupt (const struct FLEXIO_Type * baseAddr)
  598. {
  599. uint32 D.6029;
  600. uint32 _3;
  601. <bb 2> :
  602. _3 ={v} baseAddr_2(D)->SHIFTSIEN;
  603. <bb 3> :
  604. <L0>:
  605. return _3;
  606. }
  607. ;; Function Flexio_Mcl_Ip_GetAllShifterErrorInterrupt (Flexio_Mcl_Ip_GetAllShifterErrorInterrupt, funcdef_no=14, decl_uid=5702, cgraph_uid=15, symbol_order=14)
  608. Flexio_Mcl_Ip_GetAllShifterErrorInterrupt (const struct FLEXIO_Type * baseAddr)
  609. {
  610. uint32 D.6031;
  611. uint32 _3;
  612. <bb 2> :
  613. _3 ={v} baseAddr_2(D)->SHIFTEIEN;
  614. <bb 3> :
  615. <L0>:
  616. return _3;
  617. }
  618. ;; Function Flexio_Mcl_Ip_SetShifterErrorInterrupt (Flexio_Mcl_Ip_SetShifterErrorInterrupt, funcdef_no=15, decl_uid=5706, cgraph_uid=16, symbol_order=15)
  619. Flexio_Mcl_Ip_SetShifterErrorInterrupt (struct FLEXIO_Type * baseAddr, uint8 interruptMask, boolean enable)
  620. {
  621. uint32 tmp;
  622. long unsigned int _1;
  623. long unsigned int _2;
  624. long unsigned int _3;
  625. <bb 2> :
  626. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_42 ();
  627. tmp_8 ={v} baseAddr_7(D)->SHIFTEIEN;
  628. if (enable_9(D) != 0)
  629. goto <bb 3>; [INV]
  630. else
  631. goto <bb 4>; [INV]
  632. <bb 3> :
  633. _1 = (long unsigned int) interruptMask_10(D);
  634. tmp_12 = tmp_8 | _1;
  635. goto <bb 5>; [INV]
  636. <bb 4> :
  637. _2 = (long unsigned int) interruptMask_10(D);
  638. _3 = ~_2;
  639. tmp_11 = tmp_8 & _3;
  640. <bb 5> :
  641. # tmp_4 = PHI <tmp_12(3), tmp_11(4)>
  642. baseAddr_7(D)->SHIFTEIEN ={v} tmp_4;
  643. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_42 ();
  644. return;
  645. }
  646. ;; Function Flexio_Mcl_Ip_SetShifterInterrupt (Flexio_Mcl_Ip_SetShifterInterrupt, funcdef_no=16, decl_uid=5710, cgraph_uid=17, symbol_order=16)
  647. Flexio_Mcl_Ip_SetShifterInterrupt (struct FLEXIO_Type * baseAddr, uint8 interruptMask, boolean enable)
  648. {
  649. uint32 tmp;
  650. long unsigned int _1;
  651. long unsigned int _2;
  652. long unsigned int _3;
  653. <bb 2> :
  654. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_43 ();
  655. tmp_8 ={v} baseAddr_7(D)->SHIFTSIEN;
  656. if (enable_9(D) != 0)
  657. goto <bb 3>; [INV]
  658. else
  659. goto <bb 4>; [INV]
  660. <bb 3> :
  661. _1 = (long unsigned int) interruptMask_10(D);
  662. tmp_12 = tmp_8 | _1;
  663. goto <bb 5>; [INV]
  664. <bb 4> :
  665. _2 = (long unsigned int) interruptMask_10(D);
  666. _3 = ~_2;
  667. tmp_11 = tmp_8 & _3;
  668. <bb 5> :
  669. # tmp_4 = PHI <tmp_12(3), tmp_11(4)>
  670. baseAddr_7(D)->SHIFTSIEN ={v} tmp_4;
  671. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_43 ();
  672. return;
  673. }
  674. ;; Function Flexio_Mcl_Ip_SetShifterDMARequest (Flexio_Mcl_Ip_SetShifterDMARequest, funcdef_no=17, decl_uid=5714, cgraph_uid=18, symbol_order=17)
  675. Flexio_Mcl_Ip_SetShifterDMARequest (struct FLEXIO_Type * baseAddr, uint8 requestMask, boolean enable)
  676. {
  677. uint32 tmp;
  678. long unsigned int _1;
  679. long unsigned int _2;
  680. long unsigned int _3;
  681. <bb 2> :
  682. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_44 ();
  683. tmp_8 ={v} baseAddr_7(D)->SHIFTSDEN;
  684. if (enable_9(D) != 0)
  685. goto <bb 3>; [INV]
  686. else
  687. goto <bb 4>; [INV]
  688. <bb 3> :
  689. _1 = (long unsigned int) requestMask_10(D);
  690. tmp_12 = tmp_8 | _1;
  691. goto <bb 5>; [INV]
  692. <bb 4> :
  693. _2 = (long unsigned int) requestMask_10(D);
  694. _3 = ~_2;
  695. tmp_11 = tmp_8 & _3;
  696. <bb 5> :
  697. # tmp_4 = PHI <tmp_12(3), tmp_11(4)>
  698. baseAddr_7(D)->SHIFTSDEN ={v} tmp_4;
  699. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_44 ();
  700. return;
  701. }
  702. ;; Function Flexio_Mcl_Ip_GetAllTimerInterrupt (Flexio_Mcl_Ip_GetAllTimerInterrupt, funcdef_no=18, decl_uid=5716, cgraph_uid=19, symbol_order=18)
  703. Flexio_Mcl_Ip_GetAllTimerInterrupt (const struct FLEXIO_Type * baseAddr)
  704. {
  705. uint32 D.6042;
  706. uint32 _3;
  707. <bb 2> :
  708. _3 ={v} baseAddr_2(D)->TIMIEN;
  709. <bb 3> :
  710. <L0>:
  711. return _3;
  712. }
  713. ;; Function Flexio_Mcl_Ip_SetTimerInterrupt (Flexio_Mcl_Ip_SetTimerInterrupt, funcdef_no=19, decl_uid=5720, cgraph_uid=20, symbol_order=19)
  714. Flexio_Mcl_Ip_SetTimerInterrupt (struct FLEXIO_Type * baseAddr, uint8 interruptMask, boolean enable)
  715. {
  716. uint32 tmp;
  717. long unsigned int _1;
  718. long unsigned int _2;
  719. long unsigned int _3;
  720. <bb 2> :
  721. SchM_Enter_Mcl_MCL_EXCLUSIVE_AREA_45 ();
  722. tmp_8 ={v} baseAddr_7(D)->TIMIEN;
  723. if (enable_9(D) != 0)
  724. goto <bb 3>; [INV]
  725. else
  726. goto <bb 4>; [INV]
  727. <bb 3> :
  728. _1 = (long unsigned int) interruptMask_10(D);
  729. tmp_12 = tmp_8 | _1;
  730. goto <bb 5>; [INV]
  731. <bb 4> :
  732. _2 = (long unsigned int) interruptMask_10(D);
  733. _3 = ~_2;
  734. tmp_11 = tmp_8 & _3;
  735. <bb 5> :
  736. # tmp_4 = PHI <tmp_12(3), tmp_11(4)>
  737. baseAddr_7(D)->TIMIEN ={v} tmp_4;
  738. SchM_Exit_Mcl_MCL_EXCLUSIVE_AREA_45 ();
  739. return;
  740. }
  741. ;; Function Flexio_Mcl_Ip_Init (Flexio_Mcl_Ip_Init, funcdef_no=20, decl_uid=5722, cgraph_uid=21, symbol_order=20)
  742. Flexio_Mcl_Ip_Init (struct FLEXIO_Type * baseAddr)
  743. {
  744. <bb 2> :
  745. Flexio_Mcl_Ip_SetSoftwareReset (baseAddr_2(D), 1);
  746. baseAddr_2(D)->CTRL ={v} 0;
  747. return;
  748. }