system.c.081i.comdats 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. __attribute__((section (".systeminit")))
  2. SystemInit ()
  3. {
  4. long unsigned int _1;
  5. long unsigned int _2;
  6. long unsigned int _3;
  7. long unsigned int _4;
  8. long unsigned int _5;
  9. long unsigned int _6;
  10. <bb 2> [local count: 1073741824]:
  11. # DEBUG BEGIN_STMT
  12. _1 ={v} MEM[(struct S32_SCB_Type *)3758153728B].CPACR;
  13. _2 = _1 | 15728640;
  14. MEM[(struct S32_SCB_Type *)3758153728B].CPACR ={v} _2;
  15. # DEBUG BEGIN_STMT
  16. __asm__ __volatile__("dsb");
  17. # DEBUG BEGIN_STMT
  18. __asm__ __volatile__("isb");
  19. # DEBUG BEGIN_STMT
  20. _3 ={v} MEM[(struct S32_SCB_Type *)3758153728B].CCR;
  21. _4 = _3 | 1;
  22. MEM[(struct S32_SCB_Type *)3758153728B].CCR ={v} _4;
  23. # DEBUG BEGIN_STMT
  24. _5 ={v} MEM[(struct S32_SCB_Type *)3758153728B].SHPR3;
  25. _6 = _5 & 4278255615;
  26. MEM[(struct S32_SCB_Type *)3758153728B].SHPR3 ={v} _6;
  27. # DEBUG BEGIN_STMT
  28. MEM[(struct AIPS_Type *)1073741824B].MPRA ={v} 2004318071;
  29. # DEBUG BEGIN_STMT
  30. MEM[(struct AIPS_Type *)1073741824B].PACRA ={v} 0;
  31. # DEBUG BEGIN_STMT
  32. MEM[(struct AIPS_Type *)1073741824B].PACRB ={v} 0;
  33. # DEBUG BEGIN_STMT
  34. MEM[(struct AIPS_Type *)1073741824B].PACRD ={v} 0;
  35. # DEBUG BEGIN_STMT
  36. MEM[(struct AIPS_Type *)1073741824B].OPACR[0] ={v} 0;
  37. # DEBUG BEGIN_STMT
  38. MEM[(struct AIPS_Type *)1073741824B].OPACR[1] ={v} 0;
  39. # DEBUG BEGIN_STMT
  40. MEM[(struct AIPS_Type *)1073741824B].OPACR[2] ={v} 0;
  41. # DEBUG BEGIN_STMT
  42. MEM[(struct AIPS_Type *)1073741824B].OPACR[3] ={v} 0;
  43. # DEBUG BEGIN_STMT
  44. MEM[(struct AIPS_Type *)1073741824B].OPACR[4] ={v} 0;
  45. # DEBUG BEGIN_STMT
  46. MEM[(struct AIPS_Type *)1073741824B].OPACR[5] ={v} 0;
  47. # DEBUG BEGIN_STMT
  48. MEM[(struct AIPS_Type *)1073741824B].OPACR[6] ={v} 0;
  49. # DEBUG BEGIN_STMT
  50. MEM[(struct AIPS_Type *)1073741824B].OPACR[7] ={v} 0;
  51. # DEBUG BEGIN_STMT
  52. MEM[(struct AIPS_Type *)1073741824B].OPACR[8] ={v} 0;
  53. # DEBUG BEGIN_STMT
  54. MEM[(struct AIPS_Type *)1073741824B].OPACR[9] ={v} 0;
  55. # DEBUG BEGIN_STMT
  56. MEM[(struct AIPS_Type *)1073741824B].OPACR[10] ={v} 0;
  57. # DEBUG BEGIN_STMT
  58. MEM[(struct AIPS_Type *)1073741824B].OPACR[11] ={v} 0;
  59. # DEBUG BEGIN_STMT
  60. __asm__ __volatile__("dsb");
  61. # DEBUG BEGIN_STMT
  62. __asm__ __volatile__("isb");
  63. # DEBUG BEGIN_STMT
  64. sys_m4_cache_init (0);
  65. return;
  66. }
  67. Sys_GetCoreID ()
  68. {
  69. <bb 2> [local count: 1073741824]:
  70. # DEBUG BEGIN_STMT
  71. return 0;
  72. }
  73. default_interrupt_routine ()
  74. {
  75. <bb 2> [local count: 107374]:
  76. <bb 3> [local count: 1073741824]:
  77. # DEBUG BEGIN_STMT
  78. # DEBUG BEGIN_STMT
  79. # DEBUG BEGIN_STMT
  80. <bb 4> [local count: 1073741824]:
  81. goto <bb 3>; [100.00%]
  82. }
  83. startup_go_to_user_mode ()
  84. {
  85. <bb 2> [local count: 1073741824]:
  86. # DEBUG BEGIN_STMT
  87. return;
  88. }