hc32_ll_interrupts.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472
  1. /**
  2. *******************************************************************************
  3. * @file hc32_ll_interrupts.h
  4. * @brief This file contains all the functions prototypes of the interrupt driver
  5. * library.
  6. @verbatim
  7. Change Logs:
  8. Date Author Notes
  9. 2022-12-31 CDT First version
  10. @endverbatim
  11. *******************************************************************************
  12. * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved.
  13. *
  14. * This software component is licensed by XHSC under BSD 3-Clause license
  15. * (the "License"); You may not use this file except in compliance with the
  16. * License. You may obtain a copy of the License at:
  17. * opensource.org/licenses/BSD-3-Clause
  18. *
  19. *******************************************************************************
  20. */
  21. #ifndef __HC32_LL_INTERRUPTS_H__
  22. #define __HC32_LL_INTERRUPTS_H__
  23. /* C binding of definitions if building with C++ compiler */
  24. #ifdef __cplusplus
  25. extern "C"
  26. {
  27. #endif
  28. /*******************************************************************************
  29. * Include files
  30. ******************************************************************************/
  31. #include "hc32_ll_def.h"
  32. #include "hc32f4xx.h"
  33. #include "hc32f4xx_conf.h"
  34. /**
  35. * @addtogroup LL_Driver
  36. * @{
  37. */
  38. /**
  39. * @addtogroup LL_INTERRUPTS
  40. * @{
  41. */
  42. #if (LL_INTERRUPTS_ENABLE == DDL_ON)
  43. /*******************************************************************************
  44. * Global type definitions ('typedef')
  45. ******************************************************************************/
  46. /**
  47. * @defgroup INTC_Global_Types INTC Global Types
  48. * @{
  49. */
  50. /**
  51. * @brief Interrupt registration structure definition
  52. */
  53. typedef struct {
  54. en_int_src_t enIntSrc; /*!< Peripheral interrupt number, can be any value @ref en_int_src_t */
  55. IRQn_Type enIRQn; /*!< Peripheral IRQ type, can be INT000_IRQn~INT127_IRQn @ref IRQn_Type */
  56. func_ptr_t pfnCallback; /*!< Callback function for corresponding peripheral IRQ */
  57. } stc_irq_signin_config_t;
  58. /**
  59. * @brief NMI initialize configuration structure definition
  60. */
  61. typedef struct {
  62. uint32_t u32Src; /*!< NMI trigger source, @ref NMI_TriggerSrc_Sel for details */
  63. } stc_nmi_init_t;
  64. /**
  65. * @brief EXTINT initialize configuration structure definition
  66. */
  67. typedef struct {
  68. uint32_t u32Filter; /*!< ExtInt filter (A) function setting, @ref EXTINT_FilterClock_Sel for details */
  69. uint32_t u32FilterClock; /*!< ExtInt filter (A) clock division, @ref EXTINT_FilterClock_Div for details */
  70. uint32_t u32Edge; /*!< ExtInt trigger edge, @ref EXTINT_Trigger_Sel for details */
  71. uint32_t u32FilterB; /*!< NMI, ExtInt filter B function setting, @ref NMI_EXTINT_FilterBClock_Sel for details */
  72. uint32_t u32FilterBClock; /*!< NMI, ExtInt filter B time, @ref NMI_EXTINT_FilterBTim_Sel for details */
  73. } stc_extint_init_t;
  74. /**
  75. * @}
  76. */
  77. /*******************************************************************************
  78. * Global pre-processor symbols/macros ('#define')
  79. ******************************************************************************/
  80. /**
  81. * @defgroup INTC_Global_Macros INTC Global Macros
  82. * @{
  83. */
  84. /**
  85. * @defgroup INTC_Priority_Sel Interrupt Priority Level 00 ~ 15
  86. * @{
  87. */
  88. #define DDL_IRQ_PRIO_00 (0U)
  89. #define DDL_IRQ_PRIO_01 (1U)
  90. #define DDL_IRQ_PRIO_02 (2U)
  91. #define DDL_IRQ_PRIO_03 (3U)
  92. #define DDL_IRQ_PRIO_04 (4U)
  93. #define DDL_IRQ_PRIO_05 (5U)
  94. #define DDL_IRQ_PRIO_06 (6U)
  95. #define DDL_IRQ_PRIO_07 (7U)
  96. #define DDL_IRQ_PRIO_08 (8U)
  97. #define DDL_IRQ_PRIO_09 (9U)
  98. #define DDL_IRQ_PRIO_10 (10U)
  99. #define DDL_IRQ_PRIO_11 (11U)
  100. #define DDL_IRQ_PRIO_12 (12U)
  101. #define DDL_IRQ_PRIO_13 (13U)
  102. #define DDL_IRQ_PRIO_14 (14U)
  103. #define DDL_IRQ_PRIO_15 (15U)
  104. #define DDL_IRQ_PRIO_DEFAULT (DDL_IRQ_PRIO_15)
  105. /**
  106. * @}
  107. */
  108. /**
  109. * @defgroup NMI_TriggerSrc_Sel NMI Trigger Source Selection
  110. * @{
  111. */
  112. #define NMI_SRC_SWDT (INTC_NMIFR_SWDTF)
  113. #define NMI_SRC_LVD1 (INTC_NMIFR_PVD1F)
  114. #define NMI_SRC_LVD2 (INTC_NMIFR_PVD2F)
  115. #define NMI_SRC_XTAL (INTC_NMIFR_XTALSTPF)
  116. #define NMI_SRC_SRAM_PARITY (INTC_NMIFR_RPARERRF)
  117. #define NMI_SRC_SRAM_ECC (INTC_NMIFR_RECCERRF)
  118. #define NMI_SRC_BUS_ERR (INTC_NMIFR_BUSERRF)
  119. #define NMI_SRC_WDT (INTC_NMIFR_WDTF)
  120. #define NMI_SRC_ALL (NMI_SRC_SWDT | NMI_SRC_LVD1 | NMI_SRC_LVD2 | \
  121. NMI_SRC_XTAL | NMI_SRC_BUS_ERR | NMI_SRC_SRAM_PARITY | \
  122. NMI_SRC_WDT | NMI_SRC_SRAM_ECC)
  123. /**
  124. * @}
  125. */
  126. /**
  127. * @defgroup EXTINT_Channel_Sel External Interrupt Channel Selection
  128. * @{
  129. */
  130. #define EXTINT_CH00 (1UL << 0U)
  131. #define EXTINT_CH01 (1UL << 1U)
  132. #define EXTINT_CH02 (1UL << 2U)
  133. #define EXTINT_CH03 (1UL << 3U)
  134. #define EXTINT_CH04 (1UL << 4U)
  135. #define EXTINT_CH05 (1UL << 5U)
  136. #define EXTINT_CH06 (1UL << 6U)
  137. #define EXTINT_CH07 (1UL << 7U)
  138. #define EXTINT_CH08 (1UL << 8U)
  139. #define EXTINT_CH09 (1UL << 9U)
  140. #define EXTINT_CH10 (1UL <<10U)
  141. #define EXTINT_CH11 (1UL <<11U)
  142. #define EXTINT_CH12 (1UL <<12U)
  143. #define EXTINT_CH13 (1UL <<13U)
  144. #define EXTINT_CH14 (1UL <<14U)
  145. #define EXTINT_CH15 (1UL <<15U)
  146. #define EXTINT_CH_ALL (EXTINT_CH00 | EXTINT_CH01 | EXTINT_CH02 | EXTINT_CH03 | \
  147. EXTINT_CH04 | EXTINT_CH05 | EXTINT_CH06 | EXTINT_CH07 | \
  148. EXTINT_CH08 | EXTINT_CH09 | EXTINT_CH10 | EXTINT_CH11 | \
  149. EXTINT_CH12 | EXTINT_CH13 | EXTINT_CH14 | EXTINT_CH15)
  150. /**
  151. * @}
  152. */
  153. /**
  154. * @defgroup INT_Channel_Sel Interrupt Channel Selection
  155. * @{
  156. */
  157. #define INTC_INT0 INTC_IER_IEN0
  158. #define INTC_INT1 INTC_IER_IEN1
  159. #define INTC_INT2 INTC_IER_IEN2
  160. #define INTC_INT3 INTC_IER_IEN3
  161. #define INTC_INT4 INTC_IER_IEN4
  162. #define INTC_INT5 INTC_IER_IEN5
  163. #define INTC_INT6 INTC_IER_IEN6
  164. #define INTC_INT7 INTC_IER_IEN7
  165. #define INTC_INT8 INTC_IER_IEN8
  166. #define INTC_INT9 INTC_IER_IEN9
  167. #define INTC_INT10 INTC_IER_IEN10
  168. #define INTC_INT11 INTC_IER_IEN11
  169. #define INTC_INT12 INTC_IER_IEN12
  170. #define INTC_INT13 INTC_IER_IEN13
  171. #define INTC_INT14 INTC_IER_IEN14
  172. #define INTC_INT15 INTC_IER_IEN15
  173. #define INTC_INT16 INTC_IER_IEN16
  174. #define INTC_INT17 INTC_IER_IEN17
  175. #define INTC_INT18 INTC_IER_IEN18
  176. #define INTC_INT19 INTC_IER_IEN19
  177. #define INTC_INT20 INTC_IER_IEN20
  178. #define INTC_INT21 INTC_IER_IEN21
  179. #define INTC_INT22 INTC_IER_IEN22
  180. #define INTC_INT23 INTC_IER_IEN23
  181. #define INTC_INT24 INTC_IER_IEN24
  182. #define INTC_INT25 INTC_IER_IEN25
  183. #define INTC_INT26 INTC_IER_IEN26
  184. #define INTC_INT27 INTC_IER_IEN27
  185. #define INTC_INT28 INTC_IER_IEN28
  186. #define INTC_INT29 INTC_IER_IEN29
  187. #define INTC_INT30 INTC_IER_IEN30
  188. #define INTC_INT31 INTC_IER_IEN31
  189. #define INTC_INT_ALL (0xFFFFFFFFUL)
  190. /**
  191. * @}
  192. */
  193. /**
  194. * @defgroup INTC_Event_Channel_Sel Event Channel Selection
  195. * @{
  196. */
  197. #define INTC_EVT0 INTC_EVTER_EVTE0
  198. #define INTC_EVT1 INTC_EVTER_EVTE1
  199. #define INTC_EVT2 INTC_EVTER_EVTE2
  200. #define INTC_EVT3 INTC_EVTER_EVTE3
  201. #define INTC_EVT4 INTC_EVTER_EVTE4
  202. #define INTC_EVT5 INTC_EVTER_EVTE5
  203. #define INTC_EVT6 INTC_EVTER_EVTE6
  204. #define INTC_EVT7 INTC_EVTER_EVTE7
  205. #define INTC_EVT8 INTC_EVTER_EVTE8
  206. #define INTC_EVT9 INTC_EVTER_EVTE9
  207. #define INTC_EVT10 INTC_EVTER_EVTE10
  208. #define INTC_EVT11 INTC_EVTER_EVTE11
  209. #define INTC_EVT12 INTC_EVTER_EVTE12
  210. #define INTC_EVT13 INTC_EVTER_EVTE13
  211. #define INTC_EVT14 INTC_EVTER_EVTE14
  212. #define INTC_EVT15 INTC_EVTER_EVTE15
  213. #define INTC_EVT16 INTC_EVTER_EVTE16
  214. #define INTC_EVT17 INTC_EVTER_EVTE17
  215. #define INTC_EVT18 INTC_EVTER_EVTE18
  216. #define INTC_EVT19 INTC_EVTER_EVTE19
  217. #define INTC_EVT20 INTC_EVTER_EVTE20
  218. #define INTC_EVT21 INTC_EVTER_EVTE21
  219. #define INTC_EVT22 INTC_EVTER_EVTE22
  220. #define INTC_EVT23 INTC_EVTER_EVTE23
  221. #define INTC_EVT24 INTC_EVTER_EVTE24
  222. #define INTC_EVT25 INTC_EVTER_EVTE25
  223. #define INTC_EVT26 INTC_EVTER_EVTE26
  224. #define INTC_EVT27 INTC_EVTER_EVTE27
  225. #define INTC_EVT28 INTC_EVTER_EVTE28
  226. #define INTC_EVT29 INTC_EVTER_EVTE29
  227. #define INTC_EVT30 INTC_EVTER_EVTE30
  228. #define INTC_EVT31 INTC_EVTER_EVTE31
  229. #define INTC_EVT_ALL (0xFFFFFFFFUL)
  230. /**
  231. * @}
  232. */
  233. /**
  234. * @defgroup SWINT_Channel_Sel Software Interrupt Channel Selection
  235. * @{
  236. */
  237. #define SWINT_CH00 INTC_SWIER_SWIE0
  238. #define SWINT_CH01 INTC_SWIER_SWIE1
  239. #define SWINT_CH02 INTC_SWIER_SWIE2
  240. #define SWINT_CH03 INTC_SWIER_SWIE3
  241. #define SWINT_CH04 INTC_SWIER_SWIE4
  242. #define SWINT_CH05 INTC_SWIER_SWIE5
  243. #define SWINT_CH06 INTC_SWIER_SWIE6
  244. #define SWINT_CH07 INTC_SWIER_SWIE7
  245. #define SWINT_CH08 INTC_SWIER_SWIE8
  246. #define SWINT_CH09 INTC_SWIER_SWIE9
  247. #define SWINT_CH10 INTC_SWIER_SWIE10
  248. #define SWINT_CH11 INTC_SWIER_SWIE11
  249. #define SWINT_CH12 INTC_SWIER_SWIE12
  250. #define SWINT_CH13 INTC_SWIER_SWIE13
  251. #define SWINT_CH14 INTC_SWIER_SWIE14
  252. #define SWINT_CH15 INTC_SWIER_SWIE15
  253. #define SWINT_CH16 INTC_SWIER_SWIE16
  254. #define SWINT_CH17 INTC_SWIER_SWIE17
  255. #define SWINT_CH18 INTC_SWIER_SWIE18
  256. #define SWINT_CH19 INTC_SWIER_SWIE19
  257. #define SWINT_CH20 INTC_SWIER_SWIE20
  258. #define SWINT_CH21 INTC_SWIER_SWIE21
  259. #define SWINT_CH22 INTC_SWIER_SWIE22
  260. #define SWINT_CH23 INTC_SWIER_SWIE23
  261. #define SWINT_CH24 INTC_SWIER_SWIE24
  262. #define SWINT_CH25 INTC_SWIER_SWIE25
  263. #define SWINT_CH26 INTC_SWIER_SWIE26
  264. #define SWINT_CH27 INTC_SWIER_SWIE27
  265. #define SWINT_CH28 INTC_SWIER_SWIE28
  266. #define SWINT_CH29 INTC_SWIER_SWIE29
  267. #define SWINT_CH30 INTC_SWIER_SWIE30
  268. #define SWINT_CH31 INTC_SWIER_SWIE31
  269. #define SWINT_ALL (0xFFFFFFFFUL)
  270. /**
  271. * @}
  272. */
  273. /**
  274. * @defgroup EXTINT_FilterClock_Sel External Interrupt Filter A Function Selection
  275. * @{
  276. */
  277. #define EXTINT_FILTER_OFF (0UL)
  278. #define EXTINT_FILTER_ON INTC_EIRQCR_EFEN
  279. /**
  280. * @}
  281. */
  282. /**
  283. * @defgroup NMI_EXTINT_FilterBClock_Sel External Interrupt Filter B Function Selection
  284. * @{
  285. */
  286. #define NMI_EXTINT_FILTER_B_OFF (0UL)
  287. #define NMI_EXTINT_FILTER_B_ON INTC_EIRQCR_NOCEN
  288. /**
  289. * @}
  290. */
  291. /**
  292. * @defgroup EXTINT_FilterClock_Div External Interrupt Filter A Sampling Clock Division Selection
  293. * @{
  294. */
  295. #define EXTINT_FCLK_DIV1 (0UL)
  296. #define EXTINT_FCLK_DIV8 (INTC_EIRQCR_EISMPCLK_0)
  297. #define EXTINT_FCLK_DIV32 (INTC_EIRQCR_EISMPCLK_1)
  298. #define EXTINT_FCLK_DIV64 (INTC_EIRQCR_EISMPCLK)
  299. /**
  300. * @}
  301. */
  302. /**
  303. * @defgroup NMI_EXTINT_FilterBTim_Sel External Interrupt Filter B Time Selection
  304. * @{
  305. */
  306. #define NMI_EXTINT_FCLK_B_500NS (0UL)
  307. #define NMI_EXTINT_FCLK_B_1US (INTC_EIRQCR_NOCSEL_0)
  308. #define NMI_EXTINT_FCLK_B_2US (INTC_EIRQCR_NOCSEL_1)
  309. #define NMI_EXTINT_FCLK_B_4US (INTC_EIRQCR_NOCSEL)
  310. /**
  311. * @}
  312. */
  313. /**
  314. * @defgroup EXTINT_Trigger_Sel External Interrupt Trigger Edge Selection
  315. * @{
  316. */
  317. #define EXTINT_TRIG_FALLING (0UL)
  318. #define EXTINT_TRIG_RISING INTC_EIRQCR_EIRQTRG_0
  319. #define EXTINT_TRIG_BOTH INTC_EIRQCR_EIRQTRG_1
  320. #define EXTINT_TRIG_LOW INTC_EIRQCR_EIRQTRG
  321. /**
  322. * @}
  323. */
  324. /**
  325. * @defgroup INTC_Stop_Wakeup_Source_Sel Stop Mode Wakeup Source Selection
  326. * @{
  327. */
  328. #define INTC_STOP_WKUP_EXTINT_CH0 INTC_WKEN_EIRQWKEN_0
  329. #define INTC_STOP_WKUP_EXTINT_CH1 INTC_WKEN_EIRQWKEN_1
  330. #define INTC_STOP_WKUP_EXTINT_CH2 INTC_WKEN_EIRQWKEN_2
  331. #define INTC_STOP_WKUP_EXTINT_CH3 INTC_WKEN_EIRQWKEN_3
  332. #define INTC_STOP_WKUP_EXTINT_CH4 INTC_WKEN_EIRQWKEN_4
  333. #define INTC_STOP_WKUP_EXTINT_CH5 INTC_WKEN_EIRQWKEN_5
  334. #define INTC_STOP_WKUP_EXTINT_CH6 INTC_WKEN_EIRQWKEN_6
  335. #define INTC_STOP_WKUP_EXTINT_CH7 INTC_WKEN_EIRQWKEN_7
  336. #define INTC_STOP_WKUP_EXTINT_CH8 INTC_WKEN_EIRQWKEN_8
  337. #define INTC_STOP_WKUP_EXTINT_CH9 INTC_WKEN_EIRQWKEN_9
  338. #define INTC_STOP_WKUP_EXTINT_CH10 INTC_WKEN_EIRQWKEN_10
  339. #define INTC_STOP_WKUP_EXTINT_CH11 INTC_WKEN_EIRQWKEN_11
  340. #define INTC_STOP_WKUP_EXTINT_CH12 INTC_WKEN_EIRQWKEN_12
  341. #define INTC_STOP_WKUP_EXTINT_CH13 INTC_WKEN_EIRQWKEN_13
  342. #define INTC_STOP_WKUP_EXTINT_CH14 INTC_WKEN_EIRQWKEN_14
  343. #define INTC_STOP_WKUP_EXTINT_CH15 INTC_WKEN_EIRQWKEN_15
  344. #define INTC_STOP_WKUP_SWDT INTC_WKEN_SWDTWKEN
  345. #define INTC_STOP_WKUP_LVD1 INTC_WKEN_PVD1WKEN
  346. #define INTC_STOP_WKUP_LVD2 INTC_WKEN_PVD2WKEN
  347. #define INTC_STOP_WKUP_CMP1 INTC_WKEN_CMP1WKEN
  348. #define INTC_STOP_WKUP_WKTM INTC_WKEN_WKTMWKEN
  349. #define INTC_STOP_WKUP_RTC_ALM INTC_WKEN_RTCALMWKEN
  350. #define INTC_STOP_WKUP_RTC_PRD INTC_WKEN_RTCPRDWKEN
  351. #define INTC_STOP_WKUP_TMR0_CMP INTC_WKEN_TMR0CMPWKEN
  352. #define INTC_STOP_WKUP_USART1_RX INTC_WKEN_RXWKEN
  353. #define INTC_STOP_WKUP_CMP2 INTC_WKEN_CMP2WKEN
  354. #define INTC_STOP_WKUP_CMP3 INTC_WKEN_CMP3WKEN
  355. #define INTC_STOP_WKUP_CMP4 INTC_WKEN_CMP4WKEN
  356. #define INTC_WUPEN_ALL (INTC_WKEN_EIRQWKEN | INTC_WKEN_SWDTWKEN | \
  357. INTC_WKEN_PVD1WKEN | INTC_WKEN_PVD2WKEN | \
  358. INTC_WKEN_CMP1WKEN | INTC_WKEN_WKTMWKEN | \
  359. INTC_WKEN_RTCALMWKEN | INTC_WKEN_RTCPRDWKEN | \
  360. INTC_WKEN_TMR0CMPWKEN | INTC_WKEN_RXWKEN | \
  361. INTC_WKEN_CMP2WKEN | INTC_WKEN_CMP3WKEN | \
  362. INTC_WKEN_CMP4WKEN)
  363. /**
  364. * @}
  365. */
  366. /**
  367. * @}
  368. */
  369. /*******************************************************************************
  370. * Global variable definitions ('extern')
  371. ******************************************************************************/
  372. /*******************************************************************************
  373. Global function prototypes (definition in C source)
  374. ******************************************************************************/
  375. /**
  376. * @addtogroup INTC_Global_Functions
  377. * @{
  378. */
  379. int32_t INTC_IrqSignIn(const stc_irq_signin_config_t *pstcIrqSignConfig);
  380. int32_t INTC_IrqSignOut(IRQn_Type enIRQn);
  381. void INTC_WakeupSrcCmd(uint32_t u32WakeupSrc, en_functional_state_t enNewState);
  382. void INTC_EventCmd(uint32_t u32Event, en_functional_state_t enNewState);
  383. void INTC_IntCmd(uint32_t u32Int, en_functional_state_t enNewState);
  384. void INTC_SWIntInit(uint32_t u32Ch, const func_ptr_t pfnCallback, uint32_t u32Priority);
  385. void INTC_SWIntCmd(uint32_t u32SWInt, en_functional_state_t enNewState);
  386. int32_t NMI_Init(const stc_nmi_init_t *pstcNmiInit);
  387. int32_t NMI_StructInit(stc_nmi_init_t *pstcNmiInit);
  388. en_flag_status_t NMI_GetNmiStatus(uint32_t u32Src);
  389. void NMI_NmiSrcCmd(uint32_t u32Src, en_functional_state_t enNewState);
  390. void NMI_ClearNmiStatus(uint32_t u32Src);
  391. int32_t EXTINT_Init(uint32_t u32Ch, const stc_extint_init_t *pstcExtIntInit);
  392. int32_t EXTINT_StructInit(stc_extint_init_t *pstcExtIntInit);
  393. en_flag_status_t EXTINT_GetExtIntStatus(uint32_t u32ExtIntCh);
  394. void EXTINT_ClearExtIntStatus(uint32_t u32ExtIntCh);
  395. void IRQ000_Handler(void);
  396. void IRQ001_Handler(void);
  397. void IRQ002_Handler(void);
  398. void IRQ003_Handler(void);
  399. void IRQ004_Handler(void);
  400. void IRQ005_Handler(void);
  401. void IRQ006_Handler(void);
  402. void IRQ007_Handler(void);
  403. void IRQ008_Handler(void);
  404. void IRQ009_Handler(void);
  405. void IRQ010_Handler(void);
  406. void IRQ011_Handler(void);
  407. void IRQ012_Handler(void);
  408. void IRQ013_Handler(void);
  409. void IRQ014_Handler(void);
  410. void IRQ015_Handler(void);
  411. /**
  412. * @}
  413. */
  414. #endif /* LL_INTERRUPTS_ENABLE */
  415. /**
  416. * @}
  417. */
  418. /**
  419. * @}
  420. */
  421. #ifdef __cplusplus
  422. }
  423. #endif
  424. #endif /* __HC32_LL_INTERRUPTS_H__ */
  425. /*******************************************************************************
  426. * EOF (not truncated)
  427. ******************************************************************************/