portmacro.h 8.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210
  1. /*
  2. * FreeRTOS Kernel V10.4.6
  3. * Copyright (C) 2021 Amazon.com, Inc. or its affiliates. All Rights Reserved.
  4. *
  5. * SPDX-License-Identifier: MIT
  6. *
  7. * Permission is hereby granted, free of charge, to any person obtaining a copy of
  8. * this software and associated documentation files (the "Software"), to deal in
  9. * the Software without restriction, including without limitation the rights to
  10. * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
  11. * the Software, and to permit persons to whom the Software is furnished to do so,
  12. * subject to the following conditions:
  13. *
  14. * The above copyright notice and this permission notice shall be included in all
  15. * copies or substantial portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
  19. * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
  20. * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
  21. * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  22. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
  23. *
  24. * https://www.FreeRTOS.org
  25. * https://github.com/FreeRTOS
  26. *
  27. */
  28. #ifndef PORTMACRO_H
  29. #define PORTMACRO_H
  30. /* IAR includes. */
  31. #ifdef __ICCARM__
  32. #include <intrinsics.h>
  33. #ifdef __cplusplus
  34. extern "C" {
  35. #endif
  36. /*-----------------------------------------------------------
  37. * Port specific definitions.
  38. *
  39. * The settings in this file configure FreeRTOS correctly for the given hardware
  40. * and compiler.
  41. *
  42. * These settings should not be altered.
  43. *-----------------------------------------------------------
  44. */
  45. /* Type definitions. */
  46. #define portCHAR char
  47. #define portFLOAT float
  48. #define portDOUBLE double
  49. #define portLONG long
  50. #define portSHORT short
  51. #define portSTACK_TYPE uint32_t
  52. #define portBASE_TYPE long
  53. typedef portSTACK_TYPE StackType_t;
  54. typedef long BaseType_t;
  55. typedef unsigned long UBaseType_t;
  56. typedef uint32_t TickType_t;
  57. #define portMAX_DELAY ( TickType_t ) 0xffffffffUL
  58. /* 32-bit tick type on a 32-bit architecture, so reads of the tick count do
  59. not need to be guarded with a critical section. */
  60. #define portTICK_TYPE_IS_ATOMIC 1
  61. /*-----------------------------------------------------------*/
  62. /* Hardware specifics. */
  63. #define portSTACK_GROWTH ( -1 )
  64. #define portTICK_PERIOD_MS ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
  65. #define portBYTE_ALIGNMENT 8
  66. /*-----------------------------------------------------------*/
  67. /* Task utilities. */
  68. /* Called at the end of an ISR that can cause a context switch. */
  69. #define portEND_SWITCHING_ISR( xSwitchRequired )\
  70. { \
  71. extern uint32_t ulPortYieldRequired; \
  72. \
  73. if( xSwitchRequired != pdFALSE ) \
  74. { \
  75. ulPortYieldRequired = pdTRUE; \
  76. } \
  77. }
  78. #define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
  79. #define portYIELD() __asm( "SWI 0" );
  80. /*-----------------------------------------------------------
  81. * Critical section control
  82. *----------------------------------------------------------*/
  83. extern void vPortEnterCritical( void );
  84. extern void vPortExitCritical( void );
  85. extern uint32_t ulPortSetInterruptMask( void );
  86. extern void vPortClearInterruptMask( uint32_t ulNewMaskValue );
  87. /* These macros do not globally disable/enable interrupts. They do mask off
  88. interrupts that have a priority below configMAX_API_CALL_INTERRUPT_PRIORITY. */
  89. #define portENTER_CRITICAL() vPortEnterCritical();
  90. #define portEXIT_CRITICAL() vPortExitCritical();
  91. #define portDISABLE_INTERRUPTS() ulPortSetInterruptMask()
  92. #define portENABLE_INTERRUPTS() vPortClearInterruptMask( 0 )
  93. #define portSET_INTERRUPT_MASK_FROM_ISR() ulPortSetInterruptMask()
  94. #define portCLEAR_INTERRUPT_MASK_FROM_ISR(x) vPortClearInterruptMask(x)
  95. /*-----------------------------------------------------------*/
  96. /* Task function macros as described on the FreeRTOS.org WEB site. These are
  97. not required for this port but included in case common demo code that uses these
  98. macros is used. */
  99. #define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void *pvParameters )
  100. #define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void *pvParameters )
  101. /* Prototype of the FreeRTOS tick handler. This must be installed as the
  102. handler for whichever peripheral is used to generate the RTOS tick. */
  103. void FreeRTOS_Tick_Handler( void );
  104. /* Any task that uses the floating point unit MUST call vPortTaskUsesFPU()
  105. before any floating point instructions are executed. */
  106. void vPortTaskUsesFPU( void );
  107. #define portTASK_USES_FLOATING_POINT() vPortTaskUsesFPU()
  108. #define portLOWEST_INTERRUPT_PRIORITY ( ( ( uint32_t ) configUNIQUE_INTERRUPT_PRIORITIES ) - 1UL )
  109. #define portLOWEST_USABLE_INTERRUPT_PRIORITY ( portLOWEST_INTERRUPT_PRIORITY - 1UL )
  110. /* Architecture specific optimisations. */
  111. #ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION
  112. #define configUSE_PORT_OPTIMISED_TASK_SELECTION 1
  113. #endif
  114. #if configUSE_PORT_OPTIMISED_TASK_SELECTION == 1
  115. /* Store/clear the ready priorities in a bit map. */
  116. #define portRECORD_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) |= ( 1UL << ( uxPriority ) )
  117. #define portRESET_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) &= ~( 1UL << ( uxPriority ) )
  118. /*-----------------------------------------------------------*/
  119. #define portGET_HIGHEST_PRIORITY( uxTopPriority, uxReadyPriorities ) uxTopPriority = ( 31 - __CLZ( uxReadyPriorities ) )
  120. #endif /* configUSE_PORT_OPTIMISED_TASK_SELECTION */
  121. #ifdef configASSERT
  122. void vPortValidateInterruptPriority( void );
  123. #define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() vPortValidateInterruptPriority()
  124. #endif /* configASSERT */
  125. #define portNOP() __asm volatile( "NOP" )
  126. #ifdef __cplusplus
  127. } /* extern C */
  128. #endif
  129. /* Suppress warnings that are generated by the IAR tools, but cannot be
  130. fixed in the source code because to do so would cause other compilers to
  131. generate warnings. */
  132. #pragma diag_suppress=Pe191
  133. #pragma diag_suppress=Pa082
  134. #endif /* __ICCARM__ */
  135. /* The number of bits to shift for an interrupt priority is dependent on the
  136. number of bits implemented by the interrupt controller. */
  137. #if configUNIQUE_INTERRUPT_PRIORITIES == 16
  138. #define portPRIORITY_SHIFT 4
  139. #define portMAX_BINARY_POINT_VALUE 3
  140. #elif configUNIQUE_INTERRUPT_PRIORITIES == 32
  141. #define portPRIORITY_SHIFT 3
  142. #define portMAX_BINARY_POINT_VALUE 2
  143. #elif configUNIQUE_INTERRUPT_PRIORITIES == 64
  144. #define portPRIORITY_SHIFT 2
  145. #define portMAX_BINARY_POINT_VALUE 1
  146. #elif configUNIQUE_INTERRUPT_PRIORITIES == 128
  147. #define portPRIORITY_SHIFT 1
  148. #define portMAX_BINARY_POINT_VALUE 0
  149. #elif configUNIQUE_INTERRUPT_PRIORITIES == 256
  150. #define portPRIORITY_SHIFT 0
  151. #define portMAX_BINARY_POINT_VALUE 0
  152. #else
  153. #error Invalid configUNIQUE_INTERRUPT_PRIORITIES setting. configUNIQUE_INTERRUPT_PRIORITIES must be set to the number of unique priorities implemented by the target hardware
  154. #endif
  155. /* Interrupt controller access addresses. */
  156. #define portICCPMR_PRIORITY_MASK_OFFSET ( 0x04 )
  157. #define portICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET ( 0x0C )
  158. #define portICCEOIR_END_OF_INTERRUPT_OFFSET ( 0x10 )
  159. #define portICCBPR_BINARY_POINT_OFFSET ( 0x08 )
  160. #define portICCRPR_RUNNING_PRIORITY_OFFSET ( 0x14 )
  161. #define portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS ( configINTERRUPT_CONTROLLER_BASE_ADDRESS + configINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET )
  162. #define portICCPMR_PRIORITY_MASK_REGISTER ( *( ( volatile uint32_t * ) ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCPMR_PRIORITY_MASK_OFFSET ) ) )
  163. #define portICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET )
  164. #define portICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCEOIR_END_OF_INTERRUPT_OFFSET )
  165. #define portICCPMR_PRIORITY_MASK_REGISTER_ADDRESS ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCPMR_PRIORITY_MASK_OFFSET )
  166. #define portICCBPR_BINARY_POINT_REGISTER ( *( ( const volatile uint32_t * ) ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCBPR_BINARY_POINT_OFFSET ) ) )
  167. #define portICCRPR_RUNNING_PRIORITY_REGISTER ( *( ( const volatile uint32_t * ) ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCRPR_RUNNING_PRIORITY_OFFSET ) ) )
  168. #endif /* PORTMACRO_H */