port.c 9.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269
  1. /*
  2. * FreeRTOS Kernel V10.4.6
  3. * Copyright (C) 2021 Amazon.com, Inc. or its affiliates. All Rights Reserved.
  4. *
  5. * SPDX-License-Identifier: MIT
  6. *
  7. * Permission is hereby granted, free of charge, to any person obtaining a copy of
  8. * this software and associated documentation files (the "Software"), to deal in
  9. * the Software without restriction, including without limitation the rights to
  10. * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
  11. * the Software, and to permit persons to whom the Software is furnished to do so,
  12. * subject to the following conditions:
  13. *
  14. * The above copyright notice and this permission notice shall be included in all
  15. * copies or substantial portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
  19. * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
  20. * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
  21. * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  22. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
  23. *
  24. * https://www.FreeRTOS.org
  25. * https://github.com/FreeRTOS
  26. *
  27. */
  28. /*-----------------------------------------------------------
  29. * Implementation of functions defined in portable.h for the ARM CM4F port.
  30. *----------------------------------------------------------*/
  31. /* Scheduler includes. */
  32. #include "FreeRTOS.h"
  33. #include "task.h"
  34. /* Constants required to manipulate the NVIC. */
  35. #define portNVIC_SYSTICK_CTRL ( ( volatile uint32_t * ) 0xe000e010 )
  36. #define portNVIC_SYSTICK_LOAD ( ( volatile uint32_t * ) 0xe000e014 )
  37. #define portNVIC_SHPR3_REG ( ( volatile uint32_t * ) 0xe000ed20 )
  38. #define portNVIC_SYSTICK_CLK 0x00000004
  39. #define portNVIC_SYSTICK_INT 0x00000002
  40. #define portNVIC_SYSTICK_ENABLE 0x00000001
  41. #define portNVIC_PENDSV_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16 )
  42. #define portNVIC_SYSTICK_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24 )
  43. /* Masks off all bits but the VECTACTIVE bits in the ICSR register. */
  44. #define portVECTACTIVE_MASK ( 0xFFUL )
  45. /* Constants required to manipulate the VFP. */
  46. #define portFPCCR ( ( volatile uint32_t * ) 0xe000ef34 ) /* Floating point context control register. */
  47. #define portASPEN_AND_LSPEN_BITS ( 0x3UL << 30UL )
  48. /* Constants required to set up the initial stack. */
  49. #define portINITIAL_XPSR ( 0x01000000 )
  50. #define portINITIAL_EXC_RETURN ( 0xfffffffd )
  51. /* Let the user override the pre-loading of the initial LR with the address of
  52. * prvTaskExitError() in case it messes up unwinding of the stack in the
  53. * debugger. */
  54. #ifdef configTASK_RETURN_ADDRESS
  55. #define portTASK_RETURN_ADDRESS configTASK_RETURN_ADDRESS
  56. #else
  57. #define portTASK_RETURN_ADDRESS prvTaskExitError
  58. #endif
  59. /* For strict compliance with the Cortex-M spec the task start address should
  60. * have bit-0 clear, as it is loaded into the PC on exit from an ISR. */
  61. #define portSTART_ADDRESS_MASK ( ( StackType_t ) 0xfffffffeUL )
  62. /* The priority used by the kernel is assigned to a variable to make access
  63. * from inline assembler easier. */
  64. const uint32_t ulKernelPriority = configKERNEL_INTERRUPT_PRIORITY;
  65. /* Each task maintains its own interrupt status in the critical nesting
  66. * variable. */
  67. static uint32_t ulCriticalNesting = 0xaaaaaaaaUL;
  68. /*
  69. * Setup the timer to generate the tick interrupts.
  70. */
  71. static void prvSetupTimerInterrupt( void );
  72. /*
  73. * Exception handlers.
  74. */
  75. void SysTick_Handler( void );
  76. /*
  77. * Functions defined in port_asm.asm.
  78. */
  79. extern void vPortEnableVFP( void );
  80. extern void vPortStartFirstTask( void );
  81. /*
  82. * Used to catch tasks that attempt to return from their implementing function.
  83. */
  84. static void prvTaskExitError( void );
  85. /* This exists purely to allow the const to be used from within the
  86. * port_asm.asm assembly file. */
  87. const uint32_t ulMaxSyscallInterruptPriorityConst = configMAX_SYSCALL_INTERRUPT_PRIORITY;
  88. /*-----------------------------------------------------------*/
  89. /*
  90. * See header file for description.
  91. */
  92. StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
  93. TaskFunction_t pxCode,
  94. void * pvParameters )
  95. {
  96. /* Simulate the stack frame as it would be created by a context switch
  97. * interrupt. */
  98. /* Offset added to account for the way the MCU uses the stack on entry/exit
  99. * of interrupts, and to ensure alignment. */
  100. pxTopOfStack--;
  101. *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
  102. pxTopOfStack--;
  103. *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
  104. pxTopOfStack--;
  105. *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
  106. /* Save code space by skipping register initialisation. */
  107. pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
  108. *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
  109. /* A save method is being used that requires each task to maintain its
  110. * own exec return value. */
  111. pxTopOfStack--;
  112. *pxTopOfStack = portINITIAL_EXC_RETURN;
  113. pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
  114. return pxTopOfStack;
  115. }
  116. /*-----------------------------------------------------------*/
  117. static void prvTaskExitError( void )
  118. {
  119. /* A function that implements a task must not exit or attempt to return to
  120. * its caller as there is nothing to return to. If a task wants to exit it
  121. * should instead call vTaskDelete( NULL ).
  122. *
  123. * Artificially force an assert() to be triggered if configASSERT() is
  124. * defined, then stop here so application writers can catch the error. */
  125. configASSERT( ulCriticalNesting == ~0UL );
  126. portDISABLE_INTERRUPTS();
  127. for( ; ; )
  128. {
  129. }
  130. }
  131. /*-----------------------------------------------------------*/
  132. /*
  133. * See header file for description.
  134. */
  135. BaseType_t xPortStartScheduler( void )
  136. {
  137. /* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
  138. * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
  139. configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) );
  140. /* Make PendSV and SysTick the lowest priority interrupts. */
  141. *( portNVIC_SHPR3_REG ) |= portNVIC_PENDSV_PRI;
  142. *( portNVIC_SHPR3_REG ) |= portNVIC_SYSTICK_PRI;
  143. /* Start the timer that generates the tick ISR. Interrupts are disabled
  144. * here already. */
  145. prvSetupTimerInterrupt();
  146. /* Initialise the critical nesting count ready for the first task. */
  147. ulCriticalNesting = 0;
  148. /* Ensure the VFP is enabled - it should be anyway. */
  149. vPortEnableVFP();
  150. /* Lazy save always. */
  151. *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  152. /* Start the first task. */
  153. vPortStartFirstTask();
  154. /* Should not get here! */
  155. return 0;
  156. }
  157. /*-----------------------------------------------------------*/
  158. void vPortEndScheduler( void )
  159. {
  160. /* Not implemented in ports where there is nothing to return to.
  161. * Artificially force an assert. */
  162. configASSERT( ulCriticalNesting == 1000UL );
  163. }
  164. /*-----------------------------------------------------------*/
  165. void vPortYield( void )
  166. {
  167. /* Set a PendSV to request a context switch. */
  168. *( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
  169. /* Barriers are normally not required but do ensure the code is completely
  170. * within the specified behaviour for the architecture. */
  171. __DSB();
  172. __ISB();
  173. }
  174. /*-----------------------------------------------------------*/
  175. void vPortEnterCritical( void )
  176. {
  177. portDISABLE_INTERRUPTS();
  178. ulCriticalNesting++;
  179. __DSB();
  180. __ISB();
  181. /* This is not the interrupt safe version of the enter critical function so
  182. * assert() if it is being called from an interrupt context. Only API
  183. * functions that end in "FromISR" can be used in an interrupt. Only assert if
  184. * the critical nesting count is 1 to protect against recursive calls if the
  185. * assert function also uses a critical section. */
  186. if( ulCriticalNesting == 1 )
  187. {
  188. configASSERT( ( ( *( portNVIC_INT_CTRL ) ) & portVECTACTIVE_MASK ) == 0 );
  189. }
  190. }
  191. /*-----------------------------------------------------------*/
  192. void vPortExitCritical( void )
  193. {
  194. configASSERT( ulCriticalNesting );
  195. ulCriticalNesting--;
  196. if( ulCriticalNesting == 0 )
  197. {
  198. portENABLE_INTERRUPTS();
  199. }
  200. }
  201. /*-----------------------------------------------------------*/
  202. void SysTick_Handler( void )
  203. {
  204. uint32_t ulDummy;
  205. ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
  206. {
  207. if( xTaskIncrementTick() != pdFALSE )
  208. {
  209. /* Pend a context switch. */
  210. *( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
  211. }
  212. }
  213. portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
  214. }
  215. /*-----------------------------------------------------------*/
  216. /*
  217. * Setup the systick timer to generate the tick interrupts at the required
  218. * frequency.
  219. */
  220. void prvSetupTimerInterrupt( void )
  221. {
  222. /* Configure SysTick to interrupt at the requested rate. */
  223. *( portNVIC_SYSTICK_LOAD ) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  224. *( portNVIC_SYSTICK_CTRL ) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
  225. }
  226. /*-----------------------------------------------------------*/