portmacro.h 4.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. /*
  2. * FreeRTOS Kernel V10.4.6
  3. * Copyright (C) 2021 Amazon.com, Inc. or its affiliates. All Rights Reserved.
  4. *
  5. * SPDX-License-Identifier: MIT
  6. *
  7. * Permission is hereby granted, free of charge, to any person obtaining a copy of
  8. * this software and associated documentation files (the "Software"), to deal in
  9. * the Software without restriction, including without limitation the rights to
  10. * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
  11. * the Software, and to permit persons to whom the Software is furnished to do so,
  12. * subject to the following conditions:
  13. *
  14. * The above copyright notice and this permission notice shall be included in all
  15. * copies or substantial portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
  19. * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
  20. * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
  21. * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  22. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
  23. *
  24. * https://www.FreeRTOS.org
  25. * https://github.com/FreeRTOS
  26. *
  27. */
  28. #ifndef PORTMACRO_H
  29. #define PORTMACRO_H
  30. #ifdef __cplusplus
  31. extern "C" {
  32. #endif
  33. /*-----------------------------------------------------------
  34. * Port specific definitions.
  35. *
  36. * The settings in this file configure FreeRTOS correctly for the
  37. * given hardware and compiler.
  38. *
  39. * These settings should not be altered.
  40. *-----------------------------------------------------------
  41. */
  42. /* Type definitions. */
  43. #define portCHAR char
  44. #define portFLOAT float
  45. #define portDOUBLE double
  46. #define portLONG long
  47. #define portSHORT short
  48. #define portSTACK_TYPE uint32_t
  49. #define portBASE_TYPE long
  50. typedef portSTACK_TYPE StackType_t;
  51. typedef long BaseType_t;
  52. typedef unsigned long UBaseType_t;
  53. #if ( configUSE_16_BIT_TICKS == 1 )
  54. typedef uint16_t TickType_t;
  55. #define portMAX_DELAY ( TickType_t ) 0xffff
  56. #else
  57. typedef uint32_t TickType_t;
  58. #define portMAX_DELAY ( TickType_t ) 0xffffffffUL
  59. /* 32-bit tick type on a 32-bit architecture, so reads of the tick count do
  60. * not need to be guarded with a critical section. */
  61. #define portTICK_TYPE_IS_ATOMIC 1
  62. #endif
  63. /*-----------------------------------------------------------*/
  64. /* Architecture specifics. */
  65. #define portSTACK_GROWTH ( -1 )
  66. #define portTICK_PERIOD_MS ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
  67. #define portBYTE_ALIGNMENT 8
  68. /*-----------------------------------------------------------*/
  69. /* Scheduler utilities. */
  70. extern void vPortYield( void );
  71. #define portNVIC_INT_CTRL ( ( volatile uint32_t * ) 0xe000ed04 )
  72. #define portNVIC_PENDSVSET 0x10000000
  73. #define portYIELD() vPortYield()
  74. #define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired ) *( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET
  75. #define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
  76. /*-----------------------------------------------------------*/
  77. /* Critical section management. */
  78. /*
  79. * Set basepri to portMAX_SYSCALL_INTERRUPT_PRIORITY without effecting other
  80. * registers. r0 is clobbered.
  81. */
  82. #define portSET_INTERRUPT_MASK() __set_BASEPRI( configMAX_SYSCALL_INTERRUPT_PRIORITY )
  83. /*
  84. * Set basepri back to 0 without effective other registers.
  85. * r0 is clobbered. FAQ: Setting BASEPRI to 0 is not a bug. Please see
  86. * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html before disagreeing.
  87. */
  88. #define portCLEAR_INTERRUPT_MASK() __set_BASEPRI( 0 )
  89. extern uint32_t ulPortSetInterruptMask( void );
  90. extern void vPortClearInterruptMask( uint32_t ulNewMask );
  91. #define portSET_INTERRUPT_MASK_FROM_ISR() ulPortSetInterruptMask()
  92. #define portCLEAR_INTERRUPT_MASK_FROM_ISR( x ) vPortClearInterruptMask( x )
  93. extern void vPortEnterCritical( void );
  94. extern void vPortExitCritical( void );
  95. #define portDISABLE_INTERRUPTS() portSET_INTERRUPT_MASK()
  96. #define portENABLE_INTERRUPTS() portCLEAR_INTERRUPT_MASK()
  97. #define portENTER_CRITICAL() vPortEnterCritical()
  98. #define portEXIT_CRITICAL() vPortExitCritical()
  99. /*-----------------------------------------------------------*/
  100. /* Task function macros as described on the FreeRTOS.org WEB site. */
  101. #define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void * pvParameters )
  102. #define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void * pvParameters )
  103. #define portNOP()
  104. #ifdef __cplusplus
  105. }
  106. #endif
  107. #endif /* PORTMACRO_H */