mst_ctrl_aon_pub.h 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. /* Copyright (C) 2018 RDA Technologies Limited and/or its affiliates("RDA").
  2. * All rights reserved.
  3. *
  4. * This software is supplied "AS IS" without any warranties.
  5. * RDA assumes no responsibility or liability for the use of the software,
  6. * conveys no license or title under any patent, copyright, or mask work
  7. * right to the product. RDA reserves the right to make changes in the
  8. * software without notification. RDA also make no representation or
  9. * warranty that such application will be suitable for the specified use
  10. * without further testing or modification.
  11. */
  12. #ifndef _MST_CTRL_AON_PUB_H_
  13. #define _MST_CTRL_AON_PUB_H_
  14. // Auto generated by dtools(see dtools.txt for its version).
  15. // Don't edit it manually!
  16. #define REG_MST_CTRL_AON_PUB_BASE (0x51310000)
  17. typedef volatile struct
  18. {
  19. uint32_t rd_sec_0; // 0x00000000
  20. uint32_t wr_sec_0; // 0x00000004
  21. } HWP_MST_CTRL_AON_PUB_T;
  22. #define hwp_mstCtrlAonPub ((HWP_MST_CTRL_AON_PUB_T *)REG_ACCESS_ADDRESS(REG_MST_CTRL_AON_PUB_BASE))
  23. // rd_sec_0
  24. typedef union {
  25. uint32_t v;
  26. struct
  27. {
  28. uint32_t gnss_sys_pub_rd_sec : 1; // [0]
  29. uint32_t cp_sys_pub_rd_sec : 1; // [1]
  30. uint32_t fdma_aon_rd_sec : 1; // [2]
  31. uint32_t dap_aon_rd_sec : 1; // [3]
  32. uint32_t rf_sys_aon_rd_sec : 1; // [4]
  33. uint32_t cp_sys_aon_rd_sec : 1; // [5]
  34. uint32_t __31_6 : 26; // [31:6]
  35. } b;
  36. } REG_MST_CTRL_AON_PUB_RD_SEC_0_T;
  37. // wr_sec_0
  38. typedef union {
  39. uint32_t v;
  40. struct
  41. {
  42. uint32_t gnss_sys_pub_wr_sec : 1; // [0]
  43. uint32_t cp_sys_pub_wr_sec : 1; // [1]
  44. uint32_t fdma_aon_wr_sec : 1; // [2]
  45. uint32_t dap_aon_wr_sec : 1; // [3]
  46. uint32_t rf_sys_aon_wr_sec : 1; // [4]
  47. uint32_t cp_sys_aon_wr_sec : 1; // [5]
  48. uint32_t __31_6 : 26; // [31:6]
  49. } b;
  50. } REG_MST_CTRL_AON_PUB_WR_SEC_0_T;
  51. // rd_sec_0
  52. #define MST_CTRL_AON_PUB_GNSS_SYS_PUB_RD_SEC (1 << 0)
  53. #define MST_CTRL_AON_PUB_CP_SYS_PUB_RD_SEC (1 << 1)
  54. #define MST_CTRL_AON_PUB_FDMA_AON_RD_SEC (1 << 2)
  55. #define MST_CTRL_AON_PUB_DAP_AON_RD_SEC (1 << 3)
  56. #define MST_CTRL_AON_PUB_RF_SYS_AON_RD_SEC (1 << 4)
  57. #define MST_CTRL_AON_PUB_CP_SYS_AON_RD_SEC (1 << 5)
  58. // wr_sec_0
  59. #define MST_CTRL_AON_PUB_GNSS_SYS_PUB_WR_SEC (1 << 0)
  60. #define MST_CTRL_AON_PUB_CP_SYS_PUB_WR_SEC (1 << 1)
  61. #define MST_CTRL_AON_PUB_FDMA_AON_WR_SEC (1 << 2)
  62. #define MST_CTRL_AON_PUB_DAP_AON_WR_SEC (1 << 3)
  63. #define MST_CTRL_AON_PUB_RF_SYS_AON_WR_SEC (1 << 4)
  64. #define MST_CTRL_AON_PUB_CP_SYS_AON_WR_SEC (1 << 5)
  65. #endif // _MST_CTRL_AON_PUB_H_