mst_ctrl_ap.h 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /* Copyright (C) 2018 RDA Technologies Limited and/or its affiliates("RDA").
  2. * All rights reserved.
  3. *
  4. * This software is supplied "AS IS" without any warranties.
  5. * RDA assumes no responsibility or liability for the use of the software,
  6. * conveys no license or title under any patent, copyright, or mask work
  7. * right to the product. RDA reserves the right to make changes in the
  8. * software without notification. RDA also make no representation or
  9. * warranty that such application will be suitable for the specified use
  10. * without further testing or modification.
  11. */
  12. #ifndef _MST_CTRL_AP_H_
  13. #define _MST_CTRL_AP_H_
  14. // Auto generated by dtools(see dtools.txt for its version).
  15. // Don't edit it manually!
  16. #define REG_MST_CTRL_AP_BASE (0x51320000)
  17. typedef volatile struct
  18. {
  19. uint32_t rd_sec_0; // 0x00000000
  20. uint32_t wr_sec_0; // 0x00000004
  21. } HWP_MST_CTRL_AP_T;
  22. #define hwp_mstCtrlAp ((HWP_MST_CTRL_AP_T *)REG_ACCESS_ADDRESS(REG_MST_CTRL_AP_BASE))
  23. // rd_sec_0
  24. typedef union {
  25. uint32_t v;
  26. struct
  27. {
  28. uint32_t usb_rd_sec : 1; // [0]
  29. uint32_t gouda_rd_sec : 1; // [1]
  30. uint32_t lzma_rd_sec : 1; // [2]
  31. uint32_t emmc_rd_sec : 2; // [4:3]
  32. uint32_t __31_5 : 27; // [31:5]
  33. } b;
  34. } REG_MST_CTRL_AP_RD_SEC_0_T;
  35. // wr_sec_0
  36. typedef union {
  37. uint32_t v;
  38. struct
  39. {
  40. uint32_t usb_wr_sec : 1; // [0]
  41. uint32_t gouda_wr_sec : 1; // [1]
  42. uint32_t lzma_wr_sec : 1; // [2]
  43. uint32_t emmc_wr_sec : 2; // [4:3]
  44. uint32_t __31_5 : 27; // [31:5]
  45. } b;
  46. } REG_MST_CTRL_AP_WR_SEC_0_T;
  47. // rd_sec_0
  48. #define MST_CTRL_AP_USB_RD_SEC (1 << 0)
  49. #define MST_CTRL_AP_GOUDA_RD_SEC (1 << 1)
  50. #define MST_CTRL_AP_LZMA_RD_SEC (1 << 2)
  51. #define MST_CTRL_AP_EMMC_RD_SEC(n) (((n)&0x3) << 3)
  52. // wr_sec_0
  53. #define MST_CTRL_AP_USB_WR_SEC (1 << 0)
  54. #define MST_CTRL_AP_GOUDA_WR_SEC (1 << 1)
  55. #define MST_CTRL_AP_LZMA_WR_SEC (1 << 2)
  56. #define MST_CTRL_AP_EMMC_WR_SEC(n) (((n)&0x3) << 3)
  57. #endif // _MST_CTRL_AP_H_